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1.0 INTRODUCTION
The grant, NAG8-104, was instituted May 12, 1988, with a first-year funding of $35,995.
A second funding for $46,145 was awarded on May 12, 1989, and a final funding for $50,350 was
awarded on June 7, 1990. Originally proposed as a three-year grant to study error correcting
techniques for OMV, the investigation took several interesting turns due to redirection of the OMV
project and then cancellation of the OMV project. After the OMV project was cancelled, the
investigation turned toward investigative support of the WISP project. Several no-cost extensions
were requested throughout the life of the grant, and the final expiration of the grant is September
1992, some four and a quarter years after the initiation of the grant.
Mississippi State has felt that the no-cost extension allowed a better use of resources and
resulted in more effort and hopefully more results for the dollar expenditure for NASA/MSFC. The
r
average cost per year of this grant has been $29,442, as opposed to the originally proposed average
cost per year of $44,163, yet the work has been steady and at times it was felt to be fruitful.
Whereas the original investigations revolved around studies and simulations of the error
protection for the OMV image compression data link, other interesting and related issues were
addressed as well, including an analysis of OMV command word acceptance/rejection rates, the
OMV transponder lock spin/dock problem, some CCSDS issues relating to OMV and AXAF, testing
of AHA/NASA Reed-S olomon ECC chips and Investigation of the Electromagnetic Field S tructure
in the Space Shuttle Cargo Bay due to the WISP antenna.
Several reports have been delivered during the performance of this grant. In particular, the
following reports concerned specific topics and/or present the culmination of work on a topic:
1. Considerations of testing the OMV system with Class, Monthly Report, February 12, 1989,
Attachment 1.
2. OMV Class Test Results (first go around), Monthly Report, May 12, 1989, Attachment 2.
3. Equivalent System Gain Available From R-S Encoding Versus a Desire to Lower the Power
Amplifier from 25 Watts to 20 Watts for OMV, Memo to L. A. Thomas, 27 August 1989,
Attachment 3.
4. Command Word Acceptance/Rejection Rates for OMV, Memo to L. A. Thomas, 30 Sep-
tember 1989, and again on 12 November 1989, Attachment 4.
5. A memo concerning Energy-to-Noise Ratio for the Viterbi-BSC Channel and the Impact
of Manchester Coding Loss, Memo to L. A. Thomas, 22 January 1990, Attachment 5.
6. Probability of False Polynomial Division Synchronization Using Shortened Cyclic Codes,
Anna Lynn Schauer and Frank M. I.ngels, Report to L. A. Thomas, April 1991, (an in-depth
analysis extending the work of report two listed above), Attachment 6.
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7. An Investigationof Error CorrectingTechniquesfor OMV andAXAF (Testingof AHA/
NASA Reed-Solomon ECC Chips), Final Report, John N. Fryer, Ken Lawrence and Frank
Ingels, September 28, 1991 (included in November 16, 1991 Quarterly Report). Separate
cover.
8. A Determination of the Near Field Strengths of the WISP Antenna in the Space Shuttle Or-
biter Bay, September, 1992.
While a diverse topic range was covered during the performance of the Grant, the work was
interesting, informative, and it was hoped that it was beneficial to NASA/MSFC.
ATTACHMENT 1
Considerations of Testing the OMV System With Class,
Monthly Report, February 12, 1989
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1.0 Work Summary _Noveaber 1988 - February1989)
During the last of October and early November, a three-day meeting of
the 0MV Video Compression data link design, development and CLASS testing
principals was held at NASA/MSFC.
The major topic was the actual hardware concept/design versus software
simulation for CLASS testing of the VCU, R-S encoder, helical interleaver,
TDRS link (including the convolutional encoder-interleaver and the Viterbi
decoder interleaver), R-S decoder and deinterleaver sync and the VRU
including subframe replacement.
Fairchild, LinCom, CYCLOTOMICS, TRW, NASA/GSFC and NASA/MSFC were
represented at this meeting. Preparation for the meeting included compiling
a question list, informing the participants of the need to prepare a
briefing and laying out a schedule including time for in-depth discussion of
details raised during the briefing. Mrs. Lee Ann Thomas took the lead in
the meeting preparation and conduct.
The results were satisfactory in many ways. Details of tape
conversions were solved, details in technical operations were uncovered,
discussed and agreed upon by all parties. A tentative schedule of
procedures to CLASS test was agreed upon, as were the CLASS test
requirements and desired data outputs.
In the appendix to this report is a typed copy of the notes taken
during this meeting. These notes are not edited but are preserved as taken
to serve as a memory aid in recalling the meeting particulars.
Pertinent results of this meeting are noted below:
i* Hardware is not complete, thus modeling will be as faithful as
possible but not 100% accurate. Variable rate buffer finished in
strategy is not yet fixed in final design. R-S synchronizer
strategy is fixed but final choice of counter presets and
thresholds are not fixed.
Until hardware finalized and tested against CLASS with RFI and
random errors, the system is not frozen. Hence, software details
must be flexible to allow variations.
. Probability of false synch lock in R-S synch strategy is very low.
-8
P(of .8 bits of data looking like R-S synch word) = 2 =
3.9x10 -3 .
P(of X consecutive sets of 8 bits of data looking like synch) ~
(3.9x10) X .
Thus, 16 successive sets of 8 bits of data to pass synch thereby
making a count of 16 in the threshold counters thereby creating a
false synch lock. The probability of this happening is
P(False Synch) = (3.9x10 -3) = 2.94x10 -39.
-5
For a Viterbi output random error rate of I0 , the probability of
counting up to 16 from a starting count of 0 is
168
-5
P(Sync Lock) ~ (1 - 10 ) = .99872.
For a threshold count of 10 rather than 16, the corresponding
probability of false lock and of successively acquiring lock is
respectively
10
-3
P(false lock) = (3.9x10 ) = 8.14x10 -25
and
8
-5P(sync lock) = (I - i0 ) = .9992.
Thus, a trade.if of the false lock probability versus successful
synch lock for a threshold setting is illustrated. The threshold
setting is not yet determined.
. A standardization of word sending structure (least significant bit
first, most significant bit last) was agreed upon. A copy of this
structure is appended to this report.
1 LinCom and Fairchild apparently worked out most difficulties in
transferring code. Not all problems were solved, however. It
would be best for Fairchild's computer software programmer to go
to LinCom/HASA/GSFC to oversee changes necessary.
5. Use of the RS undecodeable flag is not presently incorporated in
the VRU.
. A set of test vectors is being constructed for use by Fairchild
and LinCom. These test vectors will be used to validate the R-S
coder/decoder software.
7. Output of CLASS test tape format agreed upon.
8. Root polynomial and root used to generate R-S field is to be (has
been) provided to LinCom and NASA/MSFC.
9. The functional software flow and functional software construction
in modular form provided by LinCom is illustrated in Figure A.1 in
the Appendix.
I0. A list of questions developed for the meeting is attached to this
memo.
Since the meeting at MSFC during 30 October 1988 to 2 November 1988, a
series of telecons have been held so as to monitor the progress to test
data. These telecons have extended through February 1989. A meeting was
held in December at NASA MSFC between Lee Ann Thomas, Glenn Parker and Frank
Ingels.
Several items were uncovered during the software conversion by LinCom.
The non-use of the R-S undeeodable flag has been bandied about and to date
is not incorporated into the VRU. The channel ID which determines the
alternate camera frames was not incorporated into the VRU software. This is
being fixed so that two different scenes may be simulated and camera de-
multiplexing tested during CLASS testing.
A software anomoly in the 4 and 10 bit line subframe replacement was
uncovered and is being fixed. It is normal to experience a small boundary
disturbance between subframes due to change from 2 dimensional encoding to 1
dimensional encoding.
A new bit rate controller design is to be incorporated into the
software. This design takes double the memory of the original design.
Full configuration i testing is absolutely recommended. It is
necessary to see and study the results of configuration 1 testing before
relinquishing this demand. Consistent test results for s3rnc loss and
recovery time are the most important guidelines for success of configuration
1 testing. Testing is nov scheduled to start in early March, 1989.
I0
QUESTIONSPIU_ABED!_ MS. LEEANNTHOMASFORNOV88
.
J
3.
How is the sync circuit of the R/S modeled? LinCom stated that
Cyclotomics has not yet decided on the counter for this circuit; has
LinCom allowed for this by using variables as counters?
What type of RF channel testing is planned for the CLASS test?
What type of video display and error statistics are being used by
LinCom for presenting reconstructed video?
4. Does LinCom now have all the data, algorithms and schematics necessary
for development of the R/S sync/encoder/decoder/helical
interleaver/deinterleaver/bit sync/Viterbi/video subframe sync?
/
5. Does LinCom feel that there is a problem with the 'windowing' scheme
necessary for achieving the 24-bit sync word for the video sub-frames?
Has this been incorporated into the model?
,
.
e
9.
10.
What is necessary for interfacing various hardware/software for the
test? Who coordinates this effort? What is the status concerning
_terfaces of the Fairchild code, the LinCom code and the CLASS code7
How is the flag indicating uncorrectable errors handled by the VRU?
Has this been coordinated between Fairchild and LinCom?
How is the sub-frame replacement handled?
Exactly what functions does the McIntosh perform? What
algorithms/answers are used? Are error characteristics of the burst
evaluated at the input of the Viterbi, the output of the Viterbi, and
the output of the R/S decoder.
What steps occur between the VRU software and the actual display of the
video7
Define 'real-time' and discuss how this applies to the OMV CLASS test.
What are the factors involved in the selection of techniques (why was a
burst error generator designed to use for testing instead of using the
RF lin.k7
What is the status of the tape transfer from VAX/VMS to HP/UNIX?
LinCom stated that they did not have the correct R/S sync word from
Cyclotomics. Verify that they have obtained the correct word.
How is the video sub-frame sync modeled?
LinCom stated that interfaces must be developed between the bit sync,
Viterbi decoder, and the R/S sync. Please define this problem and
describe algorithms necessary to obtain these interfaces.
ll
19.
20.
Define all computers/interfaces necessary to achieve the CLASS test.
Does the video software model the bit filler/elastic buffer/change of
rate?
Where will the hooks for the CLASS test be located for the VCU, VRU,
R/S encoder/decoder, CLASS system?
Do we have the ability to take a burst hit on every sync (bit sync,
Viterbi, R/S decoder, and video sub-frame sync) and go back and re-
acquire sync in all cases?
21. CLASS Model
22.
23.
26.
27.
- What is the degree of fidelity between the software model and the
actual hardware implementation (this includes all hardware modeled
end-to-end for the CLASS)?
- How are the four levels of sync modeled?
- What is meant by transient environment?
- How is the receiver modeled?
- What happens when there is receiver saturation?
- How is the Costas Loop simulated?
- How is the bit-by-bit decoding after bit sync accomplished?
- Does the Viterbi use hard or soft decision?
- How is the convolutional coding accomplished?
- How is the periodic interleaver/deinterleaver modeled?
LinCom listed four or five possible reasons for losing video sub-frame
sync. Will the software model allow the user to identify which of
these possibilities actually caused the loss of sync?
Has LinCom contacted Cyclotomics to verify that the use of a different
primitive root in the R/S model will have no affect on the CLASS test?
What is Stanford's involvement in the CLASS test?
What type of computers will be used for the CLASS test7 Since LinCom
(Stanford) is converting the Fairchild VAX/VMX/Fortran 77 to the
HP9000/UNIX, will this code undergo another software conversion?
How will integratlon/verification of all these computational modules be
accomplished? Who will write/approve this?
Where is the data from the CLASS being analyzed? Name the specific
points where data will be available for evaluation of system
pe rformance.
Can Goddard develop test cases to validate their model?
What hardware verifications have been performed to validate the CLASS?
12
30.
31.
Will CLASS tell if the error correction (Viterbi and R/S) scheme is
(optimum? non-optimum?) in performance under normal and adverse (RFI
and dropouts) conditions?
Does CLASS have to be re-initialized with another sub-routine if a data
dropout occurs?
32. Will CLASS model the WSGT receiver under adverse conditions?
33.
34.
35.
36.
37.
38.
39.
40.
41.
-How long of a dropout can be tolerated without unlocking the
receiver?
- How long does it take to relock the signal?
- The NASCOM to JSC hop contains Doppler effects from the satellites -
buffering on the ground takes out these effects; is this modeled for
CLASS?
- How is the clock handled for the bit syn¢, Viterbi, R/S? The Viterbi
and R/S are at two different locations - how is this clock modeled
for CLASS? Is this similar to the actual technique implemented?
What hardware/software configuration is necessary to demonstrate the
Fairchild tape (end-to-end)? Does CLASS have a hardware configuration
to support this?
Description of 'hooks' in Fairchild tape.
Does Cyclotomics have a software model for the R/S encoder/decoder?
Does LinCom have all information and complete code from Fairchild?
What is the status of concatenated channel error pattern generator
algorithm?
Why was LinCom planning on using a statistical sub-frame corruption
generator instead of RF link?
What is the status of STI?
What is the MacII being used for?
What is the status of Run Control, R/S subsystem, PCI, dePCl, Receiver,
Viterbi sync, sub-frame sync?
42. Verification by Fairchild to LinCom the following:
1) RAM size
2) disk size necessary
13
31 OcTom_ 1988
.UNEDITI_ IVIGU]_gS AND
NOTES TAKEN DURING OMV
CLASS THST miETING
NASA/MSFC
Steve 3ones:
Launch scheduled for late 93-94, trying to go for Late Qtr 93. CDR
slipped from 1990 to 1991. Steve will push for hardware test following
CLASS. Our objective here to be ready for CLASS/HARDWARE test. (Phone
Mess. 544-3626)
Lee Ann Thomaa:
5 Objectives:
1. Evaluate present software approach used for CLASS testing.
2. Determine if present CLASS system can be modified to be HI FI
model of OMV video downlink.
3. Detailed review of software/hardware tests on algorithms.
4. Verify all hardware/software.
5. Discuss additional hardware/software test plans.
Bob Godfrey:
Discussion of CLASS
System.
Question in CLASS models:
statistical estimate.
Communications Link Analysis and Simulation
to what detail is modeling? Bit-by-bit or
Function - combines several components together (speedy).
Simulator - bit-by-bit full Hardware Emulation (validation).
14
R/S can be done either way. Originally planned to be functional.
ist CLASS test was functional.
If 200-300 bits in error, then there will be no cycle slip.
1500-1600 average bits in error for cycle slip assuming sufficient
SNR to resync.
TDRS requires PCI at these data rates.
Takes longer to recover sync if low SNR.
Almost never in standard Gaussian environment with TDRS.
Purpose of PN cover sequence is to prevent Viterbi decoder to
false lock-up on wrong bit pairs.
Bob Godfrey has more faith in functional test with TDRS portion.
Because not all hardware is finished in design! Good point. Also each
specific box is different. Which do you simulate? Functional covers
global results.
Full simulator approach is being planned after last two telecons.
Functional test also available. RFI is statistical emulation and non-
stationary.
Robert Godfrey recommends functional use simulation to validate
functional.
Some pieces (RFI) are only statistical models. If any part is
statistical, then functional is best. Functional is (analytic/hybrid
with hardware) average over some set of bits. Simulation is watching a
bit all the way through.
RFI updated in 3-month intervals if necessary.
Is channel environment (XNIT and RCVR) modeled O_ output to WS input?
Transients modeled.
15
2 MAJOR WAYS TO USE CLASS:
Static: (Put user in orbit and set up environment and go). Select
any set of parameters you want (once in 100 years).
Dynamic: In normal mode environment is anticipated designed for
typical flight condition. Could put in once in 100 year
occurrence using override.
We can worst case environment until we kill ourselves. Antenna
switching is modeled.
CLASS models forward link.
Validation tests on down link were within 1/2 db of actual.
Validation tests on forward link were within .01 db of actual.
16
31 OCTOBER 1988
G.bA_.LEWIS in place of JERRY O'CONNER
Cyclotomics test vectors being made up.
FW gives to NASA/GSFC and then FW wants test vectors back.
CAN WE HAVE TEST VECTORS APPROPRIATE TO EACH: FW
JCODE EMULATIONS? ? LinCom
As__kt
Cyc lot omic s
The Cyclotomics sync is clever!! Combined with undecodable error flagl
Preload R/S sync counters with unknown number?
What is R/S sync codeword (8 bits)?
Can R/S be set to sync up with less than 16 R/S sync patterns?
In Cyclotomics algorithm 'clear sync counters . .' means?
CURRENT FW ENCODER INTERLEAVES DATA AS WELL AS PARITY.
17
31 OCTOBER 1988
JERRY 0 ' CONNER
FW has yet to find a picture
which overflows the bufferf
i
_0_
_coe_.er _,A_,_ 9 • _-_ _)pC/t,f.
If the buffer overflows, you
will recover, but old data
used for recover period.
Roger says some function calls are missing in thei_ code.
But FW says they don't use image processing in the code that went
to LfnCom.
How to find
Glenn said 'What do we need at MSFC to run FW tapes with
software/hardware test here at MSFC?'
FW said MSFC needs a buffer to store 150 frames, and VAX will do
it.
RAM requirements are 64 K Bytes • 16 = 1024 M Bytes.
Side discussion 30 minutes Roger and Jerry code conversionJl
18
31 cc-F-_ /
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31 OCTOBER 1988
To run full simulation for 150 frames, computing time would be 2 weeks for i
mth. This would be 56 different test configurations x i mth.
Statistical burst generator can shorten this time i_f_f you are synced upll
Could add concatenated channel statistical error patterE Gen. and by pass
D
all of system.
!'., • ' {" _ --I0 _Jn :-- --
i_'_'+'_ _"_J---_vc__ - _-_/_ _J_,..,,.,r,.,,_,__. . ,.__-_:_ '_"
Single frame 45 minute cycle
Error Performance
Total Pixel Errors vs EIRP Ratio
Pixel Sh_R vs EIRP Ratio
Error Propagation Statistics vs EIRP
Subjective
THESE ARE IMPORTANT:
Sync transient curves: How long were you out of sync, etc.?
•hat caused the errors?
20
i NOVEMBER1988
Bob Law- Cyclotomics and Tze-Hwa Liu
GCC Hardware:
1. R/S decoder (No. PLL) upgraded (to space level?)
2. Bit error monitor included.
3. Super channel monitor.
4. Update/report bit errors and undecodables.
5. BCD displayed.
6. OP code defined by customer.
COMPATABILITY TO OMV OF MODIFIED 888C UNIT AT MSFC
Difference of OMV and 888C at MSFC
(Functionally: same) (Same sync, same helical interleaver, same decoding
algorithm)
1. Interface: bursty data vs continuous data
2. Clock: No. PLL
3. Interleaving depth fixed to 8
4. Same helical interleaving
5. Undecodable flag: indicate following block is wrong
6. Data rate: 1.544 Mbps vs 972 (OMV) Kbps, master/slave driven by user
7. Byte: separate byte for OMV (built-in test equipment)
21
LINCOMTREATS THE R/S SYSTEM AS FIVE UNITS
1. R/S Encoder
2. Helical Interleaver
3. R/S Sync Circuit
4. Helical Deinterleaver
5. R/S Decoder
Primitive or root poly.
Which roots used to generate field?
Two polynomials: Primitive Poly.
Parity Generator Poly.
Test vectors must be
different for different
roots.
22
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1 NOVEMBER 1988
QUESTIONS:
1. LSB or MSB 1st
2. Which symbol comes first?
3. Massey-Berlekamp versus Berlekamp.
4. Test vector impactl
5. Where in sync block is FW ID?
6. What is FW ID channel 17
7. What is FW ID channel 2?
Differences?
TEST VECTOR SIGNATURE ANALYSIS
Generate a periodic 2040x8 test pattern
Unknown phases
THE LEGALASPECTS OF TEST VECTORS
I recommended two sets: to go from FW to LinCom
A. i with answers
B. 1 with no answers
This agreed to by Gar Lewis and Bob Law.
By 18 Nov 88 these vectors will be sent to LinCom by 1_.
Steve entered the discussion.
24
1 NOV 88
Dennis asks one more question regarding test vector.
AGREED 1_ FOR TEST VECTORS
(1,7) is:
MSB _LSB
0001 0111 Transmission is LSB first, MSB last•
_17 16 15 14 13 12 11 10_
1st Bit Received
j 10 11 12 13 14 15 16 17 }
1st Byte
| 10 11 12 13 14 15 16 17 |
2nd Byte
M236 • . . M0 C15
R/S Word I
C14 . . . Col Svnc
M
_'237 " " "
R/S Word
I+1
First Received M237, Second Received M236, etc.
Sync is 0 0 0 1 0 1 1 1 _ 1,7 as above•
OUTPUT FORKAT SAME AS ABOVE.
1 UNDECODABLE PAI_rERN 1ST BYTE
0 2ND BYTE
0 255TH BYTE
; ie4orHBrr 
SYNC (1,7)
SYNC (1,7)
25
1 NOV 88
SYNC (1,7) 1 2 7
RSW1 RSW2 RSW3 RSW8
31st Byte 64th Byte
SYNC BLOCK
CHANNEL ID .... 2 5 5 SI_C (2,7)
RSW1 RSW2 ....
1st Byte
This is not 255th Byte of
a R/S word.
SUB-FRAME SYNC
i. Hardware won't look for sub-frame sync until opening window near bottom
of sub-frame. This prevents compressed video from looking like sub-
frame. This windowing doesn't occur until s vno is acquired.
2. If you don't get garbage look with window (if not sync'd Huffman
decoding fails).
3. If you don't get sync - open window to find sync. Then go back to
window.
4. Where to reinsert undecodable flag in VRU?
5. Test points in VRU and VCU.
6. Process 150 frames of data. Results?
Can we count pixel errors? Rather than just sub-frame replacement? As
it stands now, i pixel error can cause sub-frame replacement. However,
after one pixel in error, the VRU stopsl All pixels after are bad.
7. Bit sync Viterbi Sync RS Sync Sub-frame sync
Lose A value, lose pixel, lose Huffman table
Lose channel ID (Rarel - it has multiple cks and flywheels if you miss
one. )
26
,o
10.
Channel 1
Channel 2
LSB?
1 0 1 1 1 0 0 0 ID 8-bit Irig Unique Word
0 1 0 0 0 1 1 1 ID g-bit Irig Unique Word
Can we determine which problem caused loss of picture, i.e., which
sync?
Can we determine re-sync acq time for each? For inter-reaction of
syncts? Interdependence, etc.
Simulation is done in _RZ-M.
27
2 NOV 88
What equipment is being tested, where, what?
VCU/VRU Compatibility test
Then tied together as unit including camera. No end-to-end test.
Suggest end-to-end test using Goddard Test Van Fairchild. Goddard has req
for end-to-end using only compatibility test and test van.
Compatibility test (is pre-flight readiness) is not performance test but
only run with usually low power testing to see data format and all
connectors, etc. are compatible with TDRS link. Channel environment and
flight dynamics are not simulated in NASA/GSFC compatibility test van.
Assures signals will pass through TDRS.
User does not drive these tests. They are wet and dried tests. It is
certification process required before actual TDRS usage.
To schedule van. 1 year lead time. 1 week typical max usage at time.
Could use your own transponder and dish and schedule TDRS time. Ironically,
it is much easier to schedule TDRS time than to schedule the compatibility
test van.
TRW will define the requirements for compatibility and other tests while in
the van.
Glenn: Is anybody here running the system level BER tests?, i.e.,
duplicating CLASS with hardware to check hardware.
28
2 NOV 88
TEST PLAN
Boris
Objectives:
Model OMV video interleaver to CLASS perform end-to-end
SIM TEST
1. Sync versus Eb/NO. Viterbi and PCI
2. RS frame sync
3. Helical deinterleaving and RS coding
4. Reconstruct sub-frames
5. Verify video picture quality
Eb = Channel Bit
or Channel Symbol
i
• • ~ .5 _sec wide
INDWT
DATA TO RUN TEST ON DIGITIZED RS-170 VIDEO DATA TEST PAI__P_N(S)
FOR CALIBRATION - illustrate freq response LinCom/GSFC
(30 seconds = 150 frames) (10 seconds = 50 frames)
10 seconds of static space craft scene FWSI
1__0 seconds of static rotating space craft scene FWSI (This is 6
tapes 150 frame tape FW)
seconds of TBD scene from NASA/MSC (No docking tape - this
could be docking)
Comment 200 frames required to get good, stable statistics
29
.'. Run 40 seconds - recommended
Tape Record
VRU output R/S Enod/nter Output
Input to R/S
Records
Time for R/S sync (Lee Ann will give me copy)
(Phase II testing = dynamics test -- no___t sure we'll run[)
Additional time to modify VRU to give sub-frame replacement statistics
and accept R/S undecodable flag.
3O
QllJ
• ---.IP
•._:_-i_ 'I_L_
-_ r-_ !I_ _...............'_I_I_____-_
L__I i _ I __I
LT__I _ lii_l .................,
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ATTACHMENT 2
OMV Class Test Results (First Go Around),
Monthly Report, May 12, 1989
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WORK SUMMARY - FEBR_A__]2__.___2.1_
During this period, several meetings at NASA/GSFC were attended. These
meetings concerned CLASS simulation test runs for OMV. In Addendum I is a
report that was submitted concerning the 26-30 March 1989 meeting at
NASA/GSFC, and in Addendum 2 is a report that was submitted concerning the
17 April 1989 meeting.
Other factors have arisen since the 17 April 1989 meeting. These
factors concern the User Signal Constraint budget as delineated by TRW memo
of 11 April 1989 from C. Y. Yoon to B. Dobrotin and the Modified OMV Return
Link Calculation as performed by Ted Kaplan, 17 May 1989 (telephone 301+464-
89OO).
On the first item, User Signal Constraint budget, I have requested the
TRW IOC on "The Effect of Gain/Phase Imbalance on the Performance of the
DBS, Part II," by C. Yoon, February 11, 1983. The data of Figure I,
Degradation Due to Modulator Imbalance in the 11 April 1989 memo from C. Y.
Yoon is, I hope, verified in the above requested I0C report.
A question as to the Gain Slope of .I db/MHz or .2 db/MHz has been
discussed in a telecon held 16 May 1989. C. Y. Yoon has stated that the
test data meets the 0.1 db/MHz figure although the 0.2 db/MHz figure has
been used in the past. THIS ISSUE IS NOT OFFICIALLY RESOLVED AS YET.
The second item, the Modified OMV Return Link Calculation, it is noticed
that despite the discussion in the 16 May 1989 telecon, there is no antenna
calibration factor of 0.5 db taken off the antenna gain as recommended by
Mr. Lee Malone. (In a telephone contact with Mr. Ted Kaplan on 19 May 1989,
Mr. Kaplan stated he did not include that since he wasn't sure what number
to use or even if that factor had been agreed upon.)
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The Q channel power is listed as 14 dbw, but note that in the Return
Link Calculation item 6, User Data/Total Power Ratio, subtracts 1.0 db for
power sharing. This is appropriate since it effectively reduces the 25
watts (14 dbw) in Q channel to 20 watts (13 dbw) in the Q channel.
Finally, note that the Effective User Margin, item 14, states that there
is 3.7 db. However, we must keep in mind that the NASA/MSFC specification
requires 3.0 db Effective User Margin. Hence, TRW has .7 db extra margin
above the NASA/MSFC requirement. If we deduct Mr. Malone's 0.5 db, then TRW
has a .2 db extra.
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TRIP REPORT : CLAS__TE_T___OOL 26-30 MA__Ig__9
At the 26-30 March 1989 CLASS Test School, the time to recover from
synchronization loss was discussed. Since it appears that simulating a bit
synchronizer bit slip during an otherwise usable channel does not appear
feasible in the immediate future, this investigator has estimated some
synchronization recovery times due to various parts of the system.
_it_rbi Deeo_[_overv Time Frgm__it SynchronlzeF Slid
worsA___Ym_Ima_
Conceivably it might be necessary to search all 30 PN cover
sequence states and to clear the interleaver contents before each state
search. The interleaver buffer contains 3,600 Viterbi input symbols*
(equivalent to 1,800 bits) of interleaved information. Furthermore,
approximately 600 input symbols are searched to determine if the error
metrics are indicating correct PN sequence lock. Thus, it could take,
for a search of all 30 PN sequence states,
30 (3600 + 600) = 126,000 symbols
to recover from a symbol syno loss. Each symbol is equivalent to
approximately 0.514 usec (Mode-A), hence a I_I___D____2_X_2X
___@__@_g_@_______S__@. (At the slower data rate of 486 Kbps
(Mode-C), the recovery time is approximately 130 ms.)
Average Case Estimate
On the average, a PN cover sequence search could encompass only 2
states. For this case, the number of bits required would be
2 (3600 + 600) : 8,400 symbols
to recover, and an gy_21_g@_2ecovery ti_@_.is_esti_gte____e____ for
the two camera (Mode-A) data rate of 972 Kbps and 8.64 ms for the one
camera (Mode-C) data rate of 486 Kbps.
* A symbol is the output of the rate I/2 convolutional encoder.
symbol rate is 2 times the data rate.
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The
There are 2,040 bits per E/S word and a depth 8 interleaving, _hus
16,320 bits (at 2.06 usec per bit) per R/S interleaved block.
Assuming the need to first clear the interleaver and then to fill
at least 15 additional code words to resynch the R/S code word to
provide and channel ID, the estimated resynchronization time of the R/S
deinterleaver/decoder is
16,320 bits at 2.06 usec per bit = 33.62 ms
30,600 bits at 2.06 usec per bit = 63.00 ms
2,040 bits at 2.06 usec per bit = 4.20 ms
Clear Interleaver
Eesyncn R/S Counters
F
To provide Channel !D.
Thus, we _ave:
(Mode-C)
(Mode-A).
___£r_m_m
Approximately 15,300 bits fill 20 lines and if a scene is just
missed, hence requiring two subframes of missed data, then the N_f_
__________
and the ]___as_._]___W_
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A scenario of recovery times is now estimated as:
MODE-C(486 Kbps data rate, 972 Kbps RF Symbol Rate)
A. Worst CaseViterOi
plus worst case sub-
frame replacement
sync.
130 ms + 100.8 ms + 62.9 ms = 2__93_.7___
B. Average Viterbi(2 State Search)
plus worst subframe
replacement sync.
8.64 ms + 100.82 ms + 62.9 ms = 1!2_2__A_
C. Average Vitero!
(2 State Search)
plus best subframe
replacement sync.
_:.64 ms + IC0.82 ms + _!.5 ms = 13_0_26_A_.
Mode-A recovery times are approximately one-half that of the Mode-C
recovery times. The a_ove recovery times do not include the 400 to 700
symbols it takes the Viterbi to detect synchronization loss after an actual
symbol synchronization loss occurs. This would add a maximum of 0.36 ms for
_<ode-A and 0.72 ms for _!ode-C operation, not a significant factor in either
case. Figure I illustrates synchronization recovery procedures.
A constant source of confusion has Oeen the Ei_P and EIRP Margin
terminology. In an effort to straighten this out, the following exposition
is offered.
Figure 2 illustrates a simplified view of the CMV to TDRS to White
Sands facility and the three important system points concerning EIRP, EIRP
Margin, SNR and expected Viterbi decoded and deinterleaved bit error rate
(BER). As noted on the figure, an OMV EIRP adjusted for a6,000 Km free
space propagation loss only results in 7.12 db EIRP Margin at TDRS for the
25-watt OMV transmitter.
However, it must be remembered that any waveform distortions (user
constraint_ polarization losses, plume loss, _{FI loss effects and dynamic
motion losses are _ included as yet. If, at White Sands, a .3 db
polarization loss is assumed, and 2.0 db losses assumed for the combination
38
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of user constraint losses, Flume loss and dynamic motion losses, then the
resulting EIRP Margin at TDRS is reduced to 4.82 db for the 25-watt OMV
transmitter!
For no RFI, this would be a healthy margin, but if RFI is assumed to
create an apparent 2.7 db loss on the average, then the EIRP Margin at TDRS
-5
is reduced to 2.12 db, just above that required for a 10 BEE out of the
Viterbi decoder. What does this mean to the OMV video system? Figure 3
illustrates a video frame that might have been corrupted by a subframe
replacement (4 line subframe) caused by undecodable R/S words. The R/S word
errors resulted in a simulation of a channel which had assumed an EIRP
Margin at TDRS of 0 db. The channel simulation included RFI effects which
F
actually created an apparent 2.7 db loss (high RFI used) for an effective
EIRP Margin (RFI adjusted) of -2.7 db. From this, we might conclude that
the 25-watt OMV transmitter situation will produce a very healthy video,
better than that of Figure 3.
Once again, we must exercise caution! Subject to waveform distortion
measurements of the OMV 25-watt transmitter high power amplifier, we might
have as little as 0 db loss or as much as 2.5 db loss due to waveform
distortion (user constraint) losses alone! Thus, the above assumed 2.0 db
assumed for the combination of user constraint, plume loss and dynamic
motion losses might prove to be underestimated.
To ascertain the possible video degradation effects, a series of
simulations are planned using CLASS. Phase 1.0 will include only a "static
test", i.e., (see page 28 of "Class Testing of the OMV Video Telemetry
Channel," by R. Avant, 2nd Draft, 27 January 1989) no dynamic motion, no
signal frequency or power level or data rate variations, full
synchronization look conditions. RFI effects will be considered.
The OMV EIRP levels and RFI situation planned is listed on page 52 of
"CLASS Testing of the OMV Video Telemetry Channel" mentioned above. These
values are listed in Table I, along with EIRP Margin at TDRS and the
Effective Margin at TDRS adjusted for 0.3 db polarization loss and 2.0 db
total combined other losses (not including RFI).
From Table I we observe that Test I is planned with a -1.0 db RFI
adjusted level. This will not be as much channel degradation as the channel
for the situation depicted in Figure 3.
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CONSIDERING THE LACK OF DYNAMIC MOTION LOSSES AND OTHER FACTORS NOT
INCLUDED IN PHASE 1.0, IT IS RECOMMENDED THAT A TEST WITH HIGH RFI (LEVEL I)
WITH -3.0 EIRP MARGIN (TDRS), HENCE AN EFFECTIVE EIRP MARGIN (TDRS) OF -5.3
dB (ADJUSTED FOR POLARIZATION AND USER LOSSES OF .3 dB AND 2.0 dB,
RESPECTIVELY) AND AN RFI ADJUSTED EIRP MARGIN OF -8.0 dB BE CONDUCTED. THIS
WOULD BE 3.0 dB WORSE THAN THE SIM_TION WHICH PRODUCED FIGURE 3.
At an October/November 1988 meeting in Huntsville, Alabama, a
consortium of OMV personnel gathered to review the upcoming (Dec 88) OMV
CLASS test. Since that meeting, many anomalies of the software/CLASS test
development effort have been uncovered. The actual OMV CLASS test is being
_will be) initiated March 26-31, 1989. A partial list of problem anomalies
discovered by NASA/MSFC, NASA/GSFC, Fairchild and TRW is given below. These
problems would not have been discovered until well into the hardware
development had the OMV CLASS test not been insisted upon and insisted upon
to the fidelity required by NASA/MSFC personnel. At the close of the
October/November 1988 meeting, it was felt that the OMV CLASS test could be
held December 1989 and that the software was complete by Fairchild and all
software conversion could be expected to proceed (finally) by a two to three
week date. Since that date, a series of telecons were held and an in-person
meeting conducted in December, 1988, at NASA/MSFC with Dr. Frank Ingels,
_!rs. Lee Ann Thomas and Mr. Glenn Parker.
Telecons and/or telephone discussions were held on the following dates:
TI. 4 January 1989
T2. 5 January 1989
T3. 12 January 1989
T4. 19 January 1989
T5. I February 1989
T6. 14 February 1989
T7. I March 1989
T8. 7 March 1989
T9. 14 March 1989
TIO. 20 March 1989
44
The following items were brought to light in pursuit of a high fidelity
OMVCLASStest:
I •
.
51
.
.
1
.
o
10.
11.
Lack of correct interleaving/deinterleaving when using two
different video scenes. Different scene usage insisted on by
NASA/MSFC/MSU.
Use of and thus test of 4 and 10 line subframe replacement. This
feature was insisted on by NASA/MSFC/MSU. This feature did not
function properly when tried the first time! it was inadvertently
commented out.
Use of R/S decoder erroneous decoding (invalid data) flag was not
incorporated in Fairchild software! This feature insisted on by
NASA/MSFC/MSU. Decided it would be incorporated in hardware in
May or July, 1990.
It was discovered that Huffman tables in the software were not
correct! Evidently cross-loaded in software!
New buffer/step size control algorithm was uncoveredl OMV CLASS
test will not utilize this feature but will utilize the old
feature.
When the ten line subframe replacement feature was successfully
integrated, it was found the four line subframe replacement
feature was not acting properly.
Use of two different data rates (48 Kbps and 972 Kbps) were not
integrated at first. This was accomplished later.
VRU apparently did not contain channel ID check. The assumption
was that every other code word is in every other camera! This
created a problem of sync lost! This was fixed.
Only after use of very different scenes did. When VCU. I and VCU.2
produced different bit counts per frame, it was discovered that
the position of both ends of residual bits were not being properly
identified and taggea! This was fixed.
Pit rate controller was not being kept operational for all two
channel modes of operationl This was fixed.
SSA end-to-end calibration BER performance was reviewed by
R. Godfrey in a memo to NASA/MSFC/MSU. This gave us more
confidence in the CLASS calibration than I felt before.
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12. An unknownVCU/VRUsoftware problem (as of 27 _arch 1989).
13. Throughout the postponement of OMVCLASStest from December, 1988,
to mid-January, 1989 to mid-February, 1989 to mid-Marc_, 1989, the
}IASA/MSFC/MSUcontingent successfully withstood all requests to go
to configurations 2 and 3 testing after very few (_f any)
configuration I tests. Wekeep in mind the following:
I. Only in configuration I can we judge resynchronization time
after bit slip.
2. Only configuration I uses the RF link equipment and the
Viterbi decoder and the PCI decoder.
14. 3t was also discovered CLASSViterbi software was not originally
written in sufficient detail to allow synchronization and
resynchronization studies on a bit-by-bit basis.
15. it was discovered that in a hurry to perform a 10 frame test run
for CLASSschool demonstration the CLASSsoftware concerning the
R/S decoder was modified but not revalidated using the test
vectors. This illustrates the need for careful validation of each
software setupl
46
A_NND_UM_2
Report: Meeting at GSFC, 17 April 1989
A visit was made to GSFC on Monday, 17 April 1989, to inspect an initial
few configuration I data runs for CLASS simulation testing of the OMV
system. Mr. R. Godfrey kicked off the meeting, answered some questions I
had prestored and let Mr. Ted Kapplan (301+464-8900) and Mr. Dave Wampler
(301+286-6767) guide me through the maze of detailed statistics for a
configuration I data run. The statistics that will be available for a
configuration I run are tabulated in TABLE I. Figure I depicts the system
points at which data will be taken in a configuration I run. Figure 2 is a
condensed summary of the error statistics for the 50-frame runs with 0 db
and -2 db EIRP margin at TDRS (relative to no RFI) respectively.
A set of 10-frame runs were conducted to determine the approximate EIRP
margin (TDRS) at which the video reconstruction would deteriorate to an
unusable picture. The runs were made for 0 db, -I db and -2 db. No
detailed statistical results were kept. These short runs were made to
determine at what EIRP margin the 50-frame runs should be made. A
comparison of the error rate out of the Viterbi decoder for the 10- and 50-
frame runs is of interest because it can indicate whether 50-frames will be
sufficient to prove a statistical sample. These results are indicated in
TABLE 3.
The results of TABLE 3 indicate that the error statistics after the
Viterbi decoder are roughly the same for the 10-frame and 50-frame runs.
However, there are no available statistics on the random/burst mixture, so
we cannot make any Judgement on 50-frame statistics for random/burst
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mixture. A-200 frame run is planned to compare with the 50-frame runs.
Perhaps the 10-frame runs could be repeated and the detailed statistics of
TABLESI and 2 could be recorded and compared to the 50-frame runs to allow
judgement of the sufficiency of the statistical sample size of 50 frames.
Also from TABLE3, it is apparent that the video link is tracked between
-I db and -2 db EIRP margin (TDRS). It is unfortunate that a 50-frame run
was not made at a EIRP margin (TDRS) that provided some frames with
replacements and some frames with no replacements, probably around -I .5 db
EIRPmargin (TDRS). I recommendthis be done.
TABLE2 illustrates the system performance for a good working video link
(0 db) and a completely trashed video link (-2 db). In fact, at -2 db EIRP
margin (TDRS), there were no video frames reconstructed. That this should
be the case is logical. The following discussion will explain why we expect
the results in TABLE 2 for both the 0 db case and the -2 db case.
First, one must realize that deinterleavers of any type will dispense a
long burst of errors into smaller bursts distributed more or less on a
periodic basis throughout the deinterleaved symbol stream. Also, a
uniformly random distribution of error events into a deinterleaver produces
a uniformly random distribution of errors in the output symbol stream and a
uniformly random distribution of short bursts input will create an
approximate uniform random distribution of small bursts in the output symbol
stream. With this in mind, let's look at the data in TABLE 2.
We see that the statistics into the DPCI are a random mixture of random
and burst error events. The mean length, _, of the bursts for both 0 db and
-2 db runs are fairly short, of the order of 11 to 18 symbols long. Even
with two standard deviations, the burst error lengths are only of the order
48
of 26 and 44 symbols. After the DPCI, we see the error events are still a
rather random mixture of random and burst error events with bursts of mean
lengths 12 and 18 symbols and two standard deviation lengths of 30 and 48
symbols, respectively.
The Viterbi decoder with a free distance of 10 aaross the constraint
length of about 64 symbols can correct most error bursts of 4 to 5 symbols
in a span of about 64 symbols. The output of the DPCI for the 0 db runs
produces a burst event on the average of 1.6 burst events every 100 symbols.
These bursts have an average length of 12 symbols and an average of 3 errors
per burst. Thus, the Viterbi should be able to correct most of these error
events; and it does a good job, reducing the cumulative error rate from
6._78xI0 "2 to 3.335xi0 -4 (a factor of 200 reduction).
However, at -2 db EIRP margin (TDRS), the burst error events out of the
DPCI occur at a rate of 2.2 per 100 symbols with an average length of 18
symbols and an average of 4 to 5 errors per burst. Now we see the Viterbl
should start having trouble decoding the average burst, especially with an
occasional random error included in the 64 symbol constraint length, and it
does have trouble reducing the cumulative error rate from 11xi0 -2 to only
2.4xI0 "2 (a factor of 5 reduction).
The error statistics out of the Viterbl indicate a fairly uniform
mixture of random and burst error events and after the R/S deinterleaver we
expect a similar error makeup (there are no long strings of bursts to
deinterleave !).
As a result, the probability of symbol errors in a 2040 bit R/S codeword
is conservatively approximated by assuming all error events are simply
49
randomevents. Thus, a cumulative error event rate of (6.74xi0 -5 plus
7.48xi0 -5) 14.225xi0 -5 (0 db margin case) will produce an average of .29
errors per 2040 bits, hence the R/S decoder should correct these, and it
does! (No subframe replacements occurred and no R/S codewords failed to
decode after initial synchronization was achieved.)
However, for the -2 db margin runs, the Viterbi output error event rate
(1.879xi0 -3 plus 3.789xi0 -3) of 5.668xi0 -3 produces an average of 11.56
error events per 2040 bits or 11.56 errored R/S symbols. Nowwe expect the
R/S decoder to fail to decode the errors, and it does! (All video frames
failed to reconstruct.)
The above is a heuristic discussion to provide insight into how the
system should work. The system test results for this STATICcase agree with
the "gut" feeling. Onemust remember that the _]_ case will produce
non-linear situations and will be the REAL test!
It must be remembered that 0 db EIRP margin at TDRS (relative to no RFI)
corresponds to an EEEZEXI][Z_9__EI_ of 24.88 dbw after all losses are
accounted for in the OMV budget analysis. We and TRW must be absolutely
sure to be fair and objective in aaoounting for all possible losses.
An interesting observation from the TABLE 2 test results is that a 0
EIRP margin (TDRS) with no RFI should produce 10 -5 error rate after the
Viterbi decoder. In the 10- and 50-frame test, HRFI runs, the Viterbi
decoder error rate at 0 EIRP margin (TDRS) was approximately 3xi0 -4. Thus,
the RFI raises the average error rate by a factor of approximately thirty
(30).
5O
An estimate of synchronization time was made in my report of 5 April
1989. I estimated for the average Viterbi search and best subframe
replacement synchronization case that 140 ms would be the acquisition time.
The test runs for 50 frames took 30 R/S codewords to acquire
synchronization. This is 68,040 bits. At a bit rate of 486,000 bits per
second, 140 ms is 68,040 bitsl What a lucky coincidence. In fact, though
the first two video frames (one of each channel) are lost due to the need to
have a correct frame header for each frame and the fact that channel frames
are interleaved.
Another interesting observation is that after initial synchronization,
neither the bit sync, Viterbi sync, nor R/S sync were dropped in the -2 db
runs. Although "hits" were occurring in the R/S sync words, there was never
a danger of losing R/S sync; the video was lost because there were simply
too manyerrors to correctl
51
TABLEI
Bitsync.dat
I) mean& standard deviation of symbol interval as a fraction of the
symbol time
2) clock jitter spectrum
iI. Quansync.dat & PCI.dat
I) sllp rate = # of slips/# of sym
2) randomerror rate
3) # of bursts
4) burst characterization
i) mean& standard deviation of burst duration
ii) histogram of burst duration
iil) # of errors/burst (mean& standard deviation)
iv) spacing betweenerrors in a burst (mean & standard dev.)
5) 8-ary transition probabilities (Helps to check ops of VA decoder,
also to see the type of channel noise)
iII. Vsync.dat & CCPCI.dat (ALL OF THESESTATISTICS ARE AFTERDPCI BUT
BEFOREVITERBI DECODER)
I) randomerror rate (should go up relative to burst errors)
2) # of bursts (should go downafter de-interleaving)
3) burst characterization - sameas II-4
Note: Any two erroneous symbols which have <12 error-free symbols between
them are considered to be in the same burst.
IV. Vbit.dat & Helicc.dat (AFTERVADECODER)
I) # of bits it takes for initial acquisition
2) sync statistics table
0ut-of-Sync
Counter
# of bits it takes
to detect syno
loss input to DPCI
to output of VIT
_@oode_
# of bits it takes
to re-acquire syno
# of DPCI
commutator
sblfts
Note: If the commutator shifts a multiple of 30, declare the out-of-sync
a false alarmf Have to search for this visually.
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3) total number of bursts
6 data bits equal burst window (after decoding)
4) histogram of number of bursts versus burst length
5) histogram of mean of erroneous bits within a burst
6) histogram of standard deviation of erroneous bits within a burst
7) bit error rats for "in sync" bits static statistic
VJ Rssync.dat (Reed/Solomon Coder) (See table in CLASS book at end on R/S
sync positions.)
Codeword
Cntr
counts
each
code-
word
I) Table - Sync Position
Sync Cntr starting Adjacent Syne Adjacent
Position at syne pos. Values Cntr Values
-- - Value _ + +_, , ,
stores counts the no. max
the cur- of codewords value
rent sync while at a 15
sync position
2) Table - Freewheeling
Freewheeling
Count
Looation # of
(Codeword) Codewords
of Freewheeling
Evgnt ....
Lowest Freewheeling
Value
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3) Table - Out-of-Sync
Out-of-Sync Out-of-Sync
_Qunt ...... Location
# of Codewords
4) # of decodable codewords during in-sync
5) # of decodable codewords during out-of-sync
6) # of undecodable codewords during in-sync
7) # of undecodable codewords during out
8) # of miscorrections
9) miscorrection table
Transmitted Codeword in Miscorreeted
Codeword in Hex Before the Codeword in
Hex R/S Deooder Hex
# of Bit
Errors in
the Mis-
cQrreotlon
10) Histogram of max sync cntr's for each codeword
_ OF
CODEWORDS
l
0
unter
For each codeword, find the
svnc counter with the high-
est value, excluding the
at the sync position.
I I
• 5 15
SYNC
COUNTER
VALUE
VI. RSVRV.dat
I) total channel bit error rate
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TABLE 3
COMPARISON OF 10 FRAME AND 50 FRAME RUNS
(CONFIGURATION I )
_. of Fram_
A_u__ e__n_L_:
I0 Frame Run
50 Frame Run
-I db
0 0 ALL
0 - ALL
-2 db
Bit Error Rate After
Viterbi De_oder:
:0 Frame Run
50 Frame Run
2.09xi0 -4
3.34xi0 -4
2.43xi0 -3 2.33xi0 -
2.46xic -2
Bit Error Rate After
Bit Sync and Matched
Filter But Before DPgI:
50 Frame Run 6.478xi0 -2 11.04xi0 -2
25 frames per camera channel, 50 frames total, statistics based on 50
frames. 20 lines per subframe, 12 subframes per frame, approximately 20 R/S
codewords per frame.
* EIRP margin at TDRS for no RFI.
the runs.)
(The high RFI channel model was used for
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ATTACHMENT 3
Equivalent System Gain Available From R-S Encoding Versus a Desire to
Lower the Power Amplifier From 25 Watts to 20 Watts for OMV,
Memo, 27 August 1989
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MISSISSIPPI STATE UNIVERSITY
COLLEGE OF ENGINEERING
DEPARTMENT OF ELECTRICAL ENGINEERING
DRAWER EE
MISSISSIPPI STATE, MISSISSIPPI 39762
PHONE (601) 325-3912
MSU
27 August 1989
To: MS. Lee Ann Thomas
Subject: Memo From Boris Dobrotin, 20 July 1989, Concerning
Equivalent System Gain Available From R-S Encoding
AND B. Dobrotin's Desire tO Lower the Power
Amplifier From 25 Watts to 20 Watts
The memo references two reports by Joe Oldenwalder concerning Error
Control Coding. These references are the references 1 and 2 at the end of
this report. Mr. Dobrotin's memo contains a curve drawn from reference 1
(Figure 5-11, page 124 of reference i) which I have included herein as
Figure I. Figure 2 of this report depicts the unaltered curves of
Figure 1 drawn from my own copy of reference i. Figure 3 of this report
depicts the unaltered curves of Figure 7.4, page 198 of reference 1 for
concatenated code _ probability performance for K = 7, rate =
1/2 convolutional inner codes and various R/S, 8 bit/symbol, codes for the
outer code. Figure 4 of this report depicts the _ probability
performance for K = 7, rate = 1/2 convolutional code inner codes and
various R/S, 8 bit/symbol, codes for the outer code.
Inspection of the curves of Figure 1 and Figure 3 of this report and
noting the circled points of Figure 3, we see Mr. Dobrotin's added curve
for the R/S concatenated 8 bits per symbol, 8 symbol correcting outer code
has been transposed correctly with 2.8 dB Eb/No required to achieve Bit
-5
Error Probability of i0 for the concatenated system and approximately
4.4 dB Eb/No required for the Viterbi soft decision Rate 1/2 K = 7 coding
along. Thus the conclusion by Mr. Dobrotin that the concatenation of the
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K/S code on the convolutional code does result in a Bit Error Probability
-5
of about 10 for an aoparent reductio_ in Eb/No of 4.4 dB - 2.8 dB = 1.6
dB.
(One might be interested in knowing that the same curve as Figure 3
of this report (Figure 7.3, page 197 of Reference i) appears in many
literature sources and, in particular, occurs in Figure 17.3, page 536 of
Reference 3).
So, Mr. Dobrotin's conclusion is verified if all synchronization has
been achieved. A VERY BIG IF! The carrier recovery loop and the bit
synchronizer and the Viterbi decoder work with raw Eb/No levels. By
lowering the Power Amplifier from 25 watts to 20 watts (a .96910013 or
approximately a 1.0 dB loss), approximately 1 dB loss in raw Eb/No is
incurred at the carrier recovery loop and bit synchronizer input and the
error rate of the BPSK demodulated data to the Viterbi decoder will now
correspond to a 1 dB lower Eb/No BPSK signal. The bit error rate into the
-2 input approximately), and a 1
Viterbi is about 5.10 (based on 5 dB Eb/N °
-i
dB reduction yields a bit error rate of about 8.10 for the BPSK signal,
NOT INCLUDING POSSIBLE SYNC LOSS AT CARRIER RECOVERY LOOP OR AT BIT SYNC
OK VITERBI NODE SYNC LOSS.
Table 5.3, page 135, of Reference 1 depicts Average Error Burst
Length in Bits and Average Number of Errors per Burst for the K = 7 Kate
1/2 system with soft decision. Inspecting the Table (Table 1 of this
report) we see a reduction of 1 dB in Eb/No from 4 dB to 3 dB would cause
a burst length increase of only 1.4 bits on the average from 6.2 bits to
7.6 bits. However, a decrease of 1 dB from 3.0 dB to 2.0 dB in Eb/N °
would cause an average burst length increase of 3.3 bits from 7.6 to 10.9
bits.
-5
Now suppose we have a 4.4 dB Eb/No BPSK input signal and a i0 bit
error rate out of the Viterbi decoder. With a 1.5 dB apparent degradation
due to RFI, we would have about 2.9 dB BPSK input to Viterbi and an
average burst length of about 8 bits out of Viterbi. HOWEVER, with
Mr. Dobrotin's suggestion we would have a (no RFI) 3.4 dB Eb/No BPSK inpu_
-4
signal to the Viterbi with a (no RFI) 2.10 bit error rate output from
6O
Viterbi and approximately a (no RFI) 7 bit average burst length out of
Viterbi. Again, with a 1.5 dB apparent degradation due to RFI, we would
have about 1.9 dB BPSK input to Viterbi and an average burst length of II
-2
bits out of Viterbi and an average bit error rate of i0 At this point,
we could expect the system to fall apart due to Viterbi Node Sync Loss or
Carrier recovery Loop Sync Loss or Bit Sync Loss! ! Most likely the
Viterbi Node Sync would slip. Testimony to this is a paper by Liu and Lea
in 1984 (reference 4 } that investigated concatenation of R/S and
Convolutional codes for space imagery. They point out that the Viterbi
decoder exhibits frequent Node Pair resynchronization (about 100 bits
duration, hence a burst of about I00 bits will be emitted during Node Pair
resynchronization) if the Viterbi input Eb/No ratio is about 2.5 dB or
less. Thus reducing the Power AE_lifier by 1.0 dB as noted above could
cause "mucho" problems during RFI.
I CANNOT AGREE TO REDUCING POWER AMPLIFIER OUTPUT
FROM 25 WATTS TO 20 WATTS.
FURTHERMORE, AS I HAVE STRESSED IN THE IMMEDIATE
PAST, THE CURRENT CLASS TESTS DO NOT INVOLVE
DYNAMICS, ARE ONLY SIMULATIONS NOT EXPERIMENTAL
TEST RESULTS OF HARDWARE AND SHOULD NOT BE
TREATED AS GOD-GIVEN!
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1.0
2.0
3.0
4.0
Average Error Bursu
Leng_ in Bits
17.3
10.9
7.6
6.2
Average Number of
Errors per Bursu
12.1
5.9
4.3
3.8
Table 5.3 Error b urs_ s_aUisn'cs for K=7 K= i/2
system wi_h 3-bi_ quanuizauion.
T$1G_.6
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10-3
10 -4
-510
10 -6
-7!0
E=8
E=32
2.4 2.5
._i_._e 7.4
2.6 2.7 2.8 2.9 2.0 2 .!
Eb/N 0 i._ d_
Concauenaued c_de _ err.-,.- 3rc_abi!i'.v. _ =er-2_..-.
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66
i, Error Control Coding Handbook; Final Report, Oldenwalder J.P.,
15 July 1976; Linkabit Corp.; San Diego, California.
2 , Hybrid Coding Systems Study, Final Report, Oldenwalder J.P.,
September 1972; Linkabit Corp., San Diego, California.
3. Error Control Coding: Fundamentals and Applications, Shu Lin and
Daniel Costello, Prentice Hall Series in Computer Applications in
Electrical Engineering, 1983, ISBN-0-13-283796-X.
4 t Recent Results on the Use of Concatenated Reed-Solomon/Viterbi
Channel Coding and Data Compression For Space Communication," Liu and
Lee, IEEE-COM-32, No. 5, May 1984, page 518.
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ATTACHMENT 4
Command Word Acceptance/Rejection Rates for OMV,
Memo Included in 12 November 1989 Monthly Report
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AN INVESTIGATION OF ERROR CORRECTING
TECHNIQUES FOR OMV DIGITIZED DATA
NASA GRANT: NAG8-104
QUARTERLY REPORT
NOVEMBER 12, 1989
SUBMITTED TO:
Mrs. Lee Ann Thomas
EB33
NASA/MSFC
MSFC, AL 35812
205+544-3662
SUBMITTED BY:
Frank Ingels, Ph.D.
Principal Investigator
Mississippi State University
Mississippi State, MS 39762
601+325-3912
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WORK STATEMENT
During the quarter from August 12, 1989, through November 12, 1989, a
series of activities concerning OMV Video CLASS simulation tests were
conducted. A brief discussion of three of these activities is sunmmrized in
this report. More detailed memos, etc., that were transmitted during this
period are not included.
The contract expiration date is May ii, 1990.
On 15 August, a summary of comments on the Video End-to-End Test Plan was
forwarded to Mrs. H. Thomas. On 27 August, a comment paper on the Equivalent
System Gain Available From R-S Encoding and A Desire to Lower the Power
Amplifier From 25 Watts to 20 Watts was forwarded to Mrs. Thomas. During
September and October, a series of discussions concerning the uplink cormnand
word acceptance and rejection probability were conducted. A paper summarizing
the results of these discussions was forwarded to Mrs. H. Thomas. These three
papers are attached to this report.
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16 Aug 89
To: L. A. Thomas
Comments on Video End-To-End Test Plan (Coordination Copy) July 31, 1989.
H. Haugen to E. B. Stewart.
1. On front page, it is stated that "it is assumed that the Video Test
would be performed at GSFC as a follow-on to the Antenna Switching
Test".
If it does not work out to be this way, what impact does the have on
cost, re-scheduling of equipment, etc.? Is there a list of equipment
used during Antenna Switching Test that is necessary for the Video
End-To-End test that would be dispersed after Antenna Switching Test?
What if Antenna Test delayed and Video Test must come first? Impact
on cost and scheduling? See item 3 of this memo.
. Use of breadboard CU is okay if all interface commands, docks,
timing, etc., are identical to the flight design hardware. Does
breadboard CU have NRZ-L to NRZ-M conversion? 972 Kbps data rate?
, How will RFI be simulated? This is in hardware, correct?
dynamic antenna switching be simulated or accomplished?
How will
Note it seems from page 3, 2nd paragraph, that all the Antenna
Switching Test Set will be necessary to fulfill the test objectives.
4. Correlation of Link test results will CLASS Simulations is not going
to be easy. Making link parameters match any simulation will be
interesting.
,
Measure bit error rate before and after Viterbi decoder as well.
(See page 3, last paragraph.)
. Top page 4 is important -- recording of the Input and Output Video.
Timing codes to be recorded on video frames so we can correlate one
for one input and output video frames with error statistics of that
frame? Need timing codes for error statistics that are recorded as
well.
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7 , Figure I, page 5, does not include RFI insertion in Block 14. Is
this a Freudian admission to the possibility we won't simulate
injected RFI?
8. On Figure I, page 5, no data is to be recorded after WSGT but before
NASCOM Link (between block 15 and 16), HST End-To-End tests have
exhibited quite a few outaaes (I NASCOM block per 500,000 blocks
-6
which is an error rate less than i0 ) over the NASCOM Link. We must
record data at WSGT terminal and keep the data so we can determine if
outages or errors occur on NASCOM or TDRS section. See also Block
15, page 8 of Test Plan.
9o Item 7, page 6, implies equipment to be used that is not the same
design as the flight design.
I0. Proposed KFI emulation as per pages 10, Ii are easier to implement
than in front of Viterbi, but injecting RFI in front of Viterbi
preferable. I do think this would be valuable, however.
iI. Page 19, Pass/Fail Criteria. I would state that in addition to 75%
or more of the subframes are being updated per frame that
than _ frames occur between updates of any specific subframe. (X to
be specified by MSFC, probably X=2.)
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4 Nov 89
TO: Lee Ann Thomas
PREFACE
The material received by me by FAX 10/31/89 from Howard Haugen to Lee Ann
Thomas (dated October 23, 1989) calculates the acceptance and rejection
probabilities as:
2.A Valid Command Rejection Probability (4.8xi0 -4 spec is 10 -3 )
-15
2.b.l Invalid Command Acceptance Probability (1.9x10
Assuming in-synch commands worst
-5
with channel error rate 10 case
estimate !
OK
-9
spec is i0 ) OK
2.b.2 Invalid Command Acceptance Probability (5.96x10 -8 spec is 10 -9 )
Assuming out of sync commands with 8 bit
with random error rate (.5) pre-sync
and 9 fixed
bits in 48
bit word.
FAILS
A memo from F. Ingels to Lee Ann Thomas of 2 October 89, part 1 a) page 3
_/_% with 2.A above.
A memo from F. Ingels to Lee Ann Thomas of 2 October 89, part 1 b) page 4
with 2.b.l above.
The attached 6 pages calculates 2.b.2 above from a different perspective and
reaches the same conclusion as 2.b.2 from Mr. Hauqen's memo of 23 Oct 89.
F°I°
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30 Sept 89
OMV COMMAND WORD ACCEPTANCE/REJECTION RATES
Estimation of the acceptance and rejection rates for the OMV command word
up link is made for several possible operational situations.
I. NORMAL UPLINK CONDITIONS: 48-bit sync assumed as are contiguous 48-bit
command words in a digital stream assumed as
opposed to random 48-bit patterns.
The probability of errors corrupting a command word and these errors
being detected by the triple error detecting, shortened, non-cyclic
Hamming Code (48,41) thus resulting in a rejection of the command word is
termed the Probability of Rejection of a Command Word, P(RCWD).
The probability of errors corrupting a command word and these errors not
being detected by the polycode and thus resulting in false acceptance of
a bad command word is termed the Probability of False Acceptance of a
Command Word, P(FCWD).
A. P(RCWD) ~ Prob. of i, 2 or 3 errors (although some larger number of
error patterns are detectable, they will not be considered here.
Thus, the analysis is conservative towards P(FCWD) plus the
probability of a bad spacecraft address (P(_[T_) plus the probability
of the two fixed bits being in error plus additive combinations.
74
P(1,2,3 errors)
3
= X (48n) pn(l-p)
n=l
48-n
The parameter p is the estimated channel error rate.
45 2 17296p2P(1,2,3 errors) = p(l-p) [48(I-p) + l128p(l-p) + ]
P
-5
i0
-6
i0
p(I.2.3 errors) ~ P(RCWD)
-4 -5
4.79887217 .I0 ~ 48xi0
-4 -5
4.79988720 .i0 ~ 4.8xi0
-5
Thus for i0 channel bit error rate, we see a rejection rate for
command words is approximately one word rejected for every 2083
con_nand words. The up link rate is approximately 20 words per
second, so we should experience a rejection every 104 seconds or so.
-6
For a 10 channel bit error rate, we see about one rejection every
20030 command words or about one every 1040 seconds due to RCWD. As
will be shown, this is the dominate error case for rejection of
commands.
The probability of a bad spacecraft address is approximately the
probability of one or more of the 7 field bits in the 8-bit address
having an error.
-- 7
P(SCA) ~ 1 - P(0 errors in 7 bits) = i - (l-p)
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u_ (SCA_
-5 -5 -5
i0 6.99979xi0 ~ 7.10
10 -6 6.9999xi0 -6 ~ 7.10 -6
The probability
approximately
that the two fixed bits are in error is
-- 2
P(FB) = 1 - P(0 errors) = 1 - (l-p)
p p (FB_
-5 -5
i0 -2x10
10 -6 ~2x10 -6
We see the P(RCWD) is dominated by the probability of i, 2 or 3
errors and is approximately 48x10 -5 for a channel bit error rate of
-5
i0
Bo The probability of false acceptance of a command word, P(FCWD) is
approximately the probability of 4 or more errors in the 48-bit
pattern. (This is actually an upper bound.)
P (FCWD)
nJ4
48-n
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P_FCWD)
-5 -15
i0 ~ 1.95x10
-6 -19
I0 ~ 1.95x10
(using ist two terms)
(using ist two terms)
Thus with a normal operatina up link. we anticipate no siqnifi_ant
False acceptance of command WOrds.
2. NORMAL UPLINK EXCEPT IT IS ASSUMED THAT THERE IS NO 48-BIT WORD SYNC.
Furthermore, it is assumed that a sliding window correlator is used and
64 successive attempts are made to find an acceptable command word.
In this situation, we have two valid words (back to back) (possibly with
some errors) each partially in the 48-bit correlation window.
The acceptance demands a proper spacecraft address at the proper location
(right hand 7 bits) and a division of the 48 bits by the Hamming poly
code with remainder of zero.
To illustrate the poly code division and the potential problem, consider
the Hamming 7, 4 SEC code. The primitive generator polynomial is g(x) =
3
1 + X + X . By multiplying by I+X, we obtain the 7, 3 SEC-DED minimum
2 3 4
distance 4 code polynomial p(x) = (I+X) g(X) = 1 + X + X + X .
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There are 8 code words in this code with a minimum of 4 bit changes
between code words. They are:
n-km i (x)]
_A____M'(X) l = Re IX p (x) l + xn-kv_ (x) M, (x)
_ i
4 3 2
0 0 0 0 0 0 0 0 0 0 X +X +X +I
1 0 0 1 0 1 1 1 0 0
010 1110 010
001 0111 001
I
Ix4
4 3 2
X + X + X + 1
3 2
Re= X + X + 1
110 0101 110
101 1100 101
011 1001 011
111 0010 Ill
Being a Linear Cyclic code, any two code words added together is also a
code word. We see the minimum distance is 4.
To see if any two adjacent (serial adjacent) words shifted could look
like a valid code word and hence be successfully divided by the generator
polynomial p(x). Consider the following 7 bit sliding window correlator:
_ window _
1011100 1110010
As the above pattern is shifted to right once we have in the window the
pattern 0111001 which is a valid code word! Such agreements are
to be expected since the 7, 3, code is cyclic (note cyclic shifts of the
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code words in the above table do produce other code words. For example,
101 i 100 _ 0101110 _ 0010111 _ i 00101 I, etc.).
Now, let's shorten the 7,3 code to the 6,2 code which is a SEC DED
minimum distance 4 code consisting of those code words from the 7,3 code
which ave as the highest message bit a zero.
M,(X) V,(X)
00 0000 00
i0 i011 10
01 iii0 01
ii 0101 ii
This is a linear _ code.
which is not a code word)
(Note 0 1 0 1 1 1 _ 1 0 10 1 i,
Again, consider the sliding correlator.
window
0 i 0111 101110
Shifting through we see no false words appear. Six shifts produce the
following six patterns in the window, none of which are valid patterns:
11011 i, 11101 i, 11110 i, 011110, 10111 I
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However, the following two words yield a false pattern after a shift:
window $
10 1 1 1 0 10 1 1 1 0
After one shift, the pattern in the window is 0 1 0 1 1 i which is a
valid code word and would yield a false acceptance! For this 6,2 code,
some of the possibilities are:
window
0 1 0 1 1 1 i 0 1 1 1 0
1 1 1 0 0 1 0 1 0 1 1 1
000000 101110
10 1 1 1 0 10 1110
no shifts yield false patterns
no shifts yield false patterns
Ist shift yields 0 1 0 1 1 1 and false
acceptance! No other shifts yield
false acceptance.
ist shift yields 0 1 0 1 1 1 and false
acceptance! No other shifts yield
false acceptance.
Altogether there are ten serial combinations, each with 5 shifts for a
total of 50 shifts. Out of these 50 shifts, two cause a false
acceptance.
Although not many shifts of serial words yield false acceptance, at this
point I do not have an analytical answer to the question of how many
false acceptances might be possible when any two code words are serially
shifted through a sliding correlator window.
8O
A worst case assumption for P(FCWD) under the no sync scenario might be
best. Mr. Dave Harris' 232 possibilities out of 248 total vectors is
definitely a worst case assumption since any of the possible randomly
selected bits patterns are assumed to be a problem. (Remember the two
fixed bits and the 7 fixed bits of the spacecraft address are not open for
-5
random selection.) The probability of FCWD for this case is 1.528x10
-5
P (FCWD) = I. 528xi0
For 64 looks the result should be bounded by
-3
P (FCWD) ~ i0
22(Note for the 6,2 code, 2 out of 50 cause a problem. There are = 4
valid possible random patterns and 26 = 64 possible patterns. Thus, we
see 22/26 = .0625 is a bound over 2/50 = .04. Thus, the above numbe= is
conservative by probably two orders of magnitude for the 48,41 code
truncated by 15 bits from the 63,56 code.)
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3. ABNORMAL UPLINK, NO 48-BIT SYNC AND RANDOM BITS INPUT TO THE CORRELATOR
UNSYNCHRONIZED CORRELATOR SEARCH FOR 48 BIT WORDS
What is the probability of false acceptance of an error
detecting/correcting coded word with random bit probabilities (that is not
synchronized to word boundaries and hence the probability each bit equals
i or 0 is 0.5) and a subset of fixed bits? To answer this question, it
suffices to start with a small example. Consider the 7,4 single error
correcting code. There are 4 information bits and 3 parity bits.
With 0 fixed bits, there are 24=16 possible valid words. There are
27=128 total 7 bit words, and hence the probability of a false acceptance
of a word is tantamount to a random pattern of 7 bits looking like one of
the 16 valid patterns out of 128 possible patterns.
24 16 i_
P(FWA) .... .125
27 128 23
This presumes the receiver/decoder checks the complete 7 bit pattern in
toto. Another possible receiver approach is to re-encode the 4 bit
information pattern and then compare the resulting 3 parity bits against
those received. The probability of a false acceptance of a word in this
case amounts to the probability of the 3 parity bits resulting from re-
encoding equalling the specific 3 parity bit pattern received. Thus,
i_
P (FWA) = = .125
23
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We see the receivers perform the same.
Now consider fixing one of the bits of the word, as might be the case for
creating a synchronization ID code within a word which contains an error
checking polynomial parity check set. After fixing one bit, inspection of
the 7,4 binary code illustrated in Table 1.0 will reveal that there are 8
rather than 16 possible code words. (Note fixing one bit is restrained to
the information bits since the parity check bits cannot be constrained and
still preserve the error correcting/detecting capability of the code.)
One should also note that the parity check codes are repeated in the
full set of 16 words, but that for each bit position of the information
bits if that bit is a i, there are 8 unique parity checks and if that bit
is 0, the same 8 unique parity checks occur again. Thus, fixing i bit
leaves 8 possible words each with a unique parity check set.
Finally, we may observe that the probability of a random pattern of
bits being accepted as a valid word now amounts to one of 8 possible
patterns out of the 128 possible patterns. Conversely, one might consider
the probability of the fixed bit being emulated at random times the
probability of the 8 remaining patterns occurring out of 26=64 possible
patterns (the fixed bit being removed from the 7 bit word). The result is
the same:
P (FWA) .... .0625
21 2 N-I 2 N 27
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TABLE I. 0
7,4 BINARY SINGLE ERROR CORRECTING CODE
K - 4 Information Bits
N - 7 Total Bits Per Word
N - K = 3 Parity Check Bits
K N-K
0000 000
1000 i01
1100 010
iii0 I00
iiii Iii
0001 011
0011 I01
0111 010
I011 000
1101 001
I001 ii0
0110 001
0100 iii
0010 II0
0101 I00
I010 011
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Similarly, for X fixed bits, we have
P (FWA) = = ; X • K .
2 x 2 N-X 2 N
Thus, if we fix all K - 4 information bits, there is one acceptable valid
pattern out of the 2N possible patterns and
/_
P (FWA) = X = K
N
2
What of the receiver that calculates parity checks using the received bits
of information and then comparing them to the received parity bits when we
fix X information bits? The answer lies in the realization that only one
of the possible 2 x bit patterns combined with only one of the possible
2K-X bit patterns will produce the required parity checks. From Table 1.0
consider the patterns with the first two bits fixed at ii. There are four
ii00 010
iii0 i00
llll iii
ll01 001
We see that each of the four have different parity checks. The
probability a random set of bits will pass both the fixed bit pattern of
II and simultaneously pass the exact three parity bits that are received
85
(which, being derived from random bits, is an equal probability of being
one of the 23=8 possible patterns) is equal to
P (FWA)
22 23 25 2 N
the same as for the receiver that divides all 7 bits by the generator
polynomial g(x) and expects all zeros as the answers.
Thus, the probability of false word acceptance for either receiver
type for X fixed bits out of K information bits in an N bit word, with no
word boundary synchronization (thus, each bit is equally likely to be a 1
or 0) is
K-X
P(FWA) = X _ K
2 N
For a (48,41) Hamming code with only 8 fixed bits of synchronization ID
code within the (48,41) code word, the probability of false acceptance of
a word when operating with a sliding correlator and no synchronization and
no code word boundaries known is (on a single look in the correlator)
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41-8
____ -5
P (FWA) = ~ i. 526x10
49
Single look 2
in correlator
(only 8 total fixed bits!)
For 64 looks with the correlator (each look is independent), the
cumulative probability of false command word acceptance would be
-4 -3
P(FWA) - 64 P(FWA) ~ 9.76xi0 ~ i0
64 looks single look
in correlator in correlator
If a y bit preface code (such as a 7 bit Barker) is placed in front of the
48 bit word, then the probability of false acceptance is the combination
of false acceptance of the 48 bit word and of false acceptance of the 7
bit preface code.
P (FWA) = 2-"_ P (FWA)
combination 64 looks in
code correlator
-8 -4 -6
2 x 9.76x10 = 3.8125xi0
For 8 bit preface & 64 looks
& only 8 total fixed bits.
IF EACH COMMAND WORD IS PREFACED BY AN 8 BIT PRE-SYNC SEQUENCE AND EACH 48
BIT COMMAND WORD HAS INTERNAL TO ITSELF 7 FIXED ADDRESS BITS AND 2 CORRECT
FIXED BITS FOR A TOTAL OF 9 FIXED BITS IN THE 41 BIT FIELD, THEN THE
PROBABILITY OF FALSE COMMAND ACCEPTANCE IS (SINGLE LOOK BASIS)
P(FWA)
combination code,
single look
41-9
-8 2__ -8
= 2 x = 5.96x10
48
2
-9
THIS IS SHORT OF THE SPECIFICATION OF 10
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Obviously, the P(FCWD) is unacceptably high for situations 2 and 3.
Fortunately, there is a possible remedy - one suggested by Mr. Howard
Haugen of TRW. The first accepted command word shall not be acted upon,
but the succeeding good command words will be acted upon. The probability
2
-8 -15
of two successive FCWDs is approximately (5.96x10 ) or 3.552xi0
One question does stand out. The earlier data handling equipment
write-up (from Don Bastion?) mentioned 8 bit spacecraft ID, whereas the
recent memo from Howard Haugen mentioned 7 bit spacecraft ID. Which is to
be used?
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ATTACHMENT 5
A Memo Concerning Energy-to-Noise Ratio for the Viterbi-BSC Channel
and the Impact of Manchester Coding Loss,
Memo, 22 January 1990
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22 Jan 90
To: Mrs. Lee Anne Thomas, EB-33
This started out as a 1-2 hour memo and, believe it or not, I've spent all weekend on this.
The first write-ups were 10 pages and seemed so awkward I then searched for a way to present
this in a simple manner. Hopefully, this will resolve the questions concerning required
energy-to-noise ratios for the Viterbi system.
At the end of the last page is the summary for the Soft Decision Viterbi-BSC channel.
In studying this, I made use of Lin and Costello Error Control Coding Text, Chapter 11 and
Error Control Coding Handbook by Joseph P. Odenwalder of Linkabit (Final Report).
One thing I have realized is that the channel model includes the BPSK Modulator and
BPSK Demodulator in what is termed the BSC (Binary Symmetric Channel) Channel model.
Thus, we really talk about
• the SNR into the BPSK Demodulator,
• the symbol (or bit) error rate from BPSK demodulator,
• and the bit or data stream error rate out of the Viterbi decoder.
We see from the General Discussion that sending bits twice as fast on a BPSK BSC Chan-
nel the error rate goes up even though the average transmitted energy is kept the same. This
is due to a shorter integration time in the BPSK demodulator.
Since two Convolutional Coded Symbols result in one data bit, Eb = 2Es.
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A.
Es Eb
THE NEXT FIVE PAGES DISCUSS THE CODING GAINS AND _o and --No
Es Eb
REQUIREMENTS TO ACHIEVE 10 -s AND WHERE THE _o and --No
REQUIREMENTS ARE IN THE SYSTEM.
91
r-_.....
_ ! _L----, -
I 0
. _
UI
,Ira,
0
,r_
II
92
i 8
II II
INPUT TO INTEGRATOR IS
S_(t)coswct + n(t)cosw_t = ± cos2wct + n(t)cOSwct
OUTPUT OF INTEGRATOR IS
t
± f c°s2wctdt +
o
t
= ±_ + N(t)
!
f n(t)coswctdt
o
where N(t) is a gaussian noise function
IF BIT WIDTH IS T SECONDS, t IS CHOSEN TO BE = T..
T
2 or --_
0
volts peak value
It is shown in every text on communication theory and in Chapter 7 of Ziemer & Tranter,
Principles of Communications that the probability of error of a(t) is
p(e) =  -erfc m
V 2N0
A A Eb A2T/2
andZ = SNR = _ =
No No
at point of r(t) or input to receiver ant.
Sending data at rate of I bit per T seconds yields 10-5 = P,(e) for zi = 9.6dB. *See Figure 3.1
attached from Odenwalder's Final Report 1976.
Sending data at rate of 2 bits per T seconds yields 10 -5 = P2(e) for Z2 = 9.6 dB.
93
10-I
10 -2
>,
L
10_3
o _.
m
f
10-4 I
J
L
,,
10 -5 IC'-
10_ 6 I
0
\, \
,/ \
BP_K and ,_PsK._.,,
Drawn From:
\
\
\
\
\
\
\
Error Control Coding Handbook \
J. P. Odenwalder \
MACOM, Final Report
15 July 1976
Air Force Contract:
F44620-76-C-0056
2 4 6 8
"t
m
!
\
%
%
\
<
\
\
%oGJ
_._- .%
\
i0 12
m
o
-T,
G
i
m
14
Figure 3.1 BiC error pcobab£/_cy versus E/N °
p4trfo_ce of coherent BPSK, _PSK, and
oc'ca1-PSK.
94
A2(T/2) A2(T/2)
But /_- and Eb =
2 2
And Z2 A _A2T = _1 Zl -- 6.6dB if Z1 = 9.0riB
= 4N0 2
So, for same pulse amplitude, A, and same noise N O as case 1
P2(e) ;_ 2" 10 -3 Z2 = 6.6dB
Now, let's add convolutional encoding/Viterbi decoding, Figure 2, and see what happens.
Again, sending data, d(t), at rate of i bit per T seconds, we ask what is required, Zc = SNR
coded, at input of receiver or at receiver antenna to yield 10 -5 BER at d(t)?
FIRST. LET'S USE HARD DECISION VITERBI AND BSC
From Figure 5.15, page 129 of Error Control Coding Handbook (Final Report) by Joseph
P. Odenwaider of Linkabit (see attached curve), we see an error rate of 1.8x10 -2 out of the
BSC channel P(e) will produce an error rate of 10 -5 for d(t) out of the Viterbi decoder.BSC
An error rate out of the BSC of 1.8x10 -2 will occur for ZBSC = 3.3 dB.
Thus, we see a coding gain of about 6.6 - 3.3 --- 3.3 dB relative to the BSC channel with
2 bits per T seconds and hard decision coding.
AND NOTING E, a channel symbol energy of T/2 bit time
and _, A= data bit energy of T bit time.
We see from page before that E, = ½E, due to different bit times if pulse height is main-
tained at the same value.
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To compare against uncoded BSC with I bit per T seconds, we must compare average energy
over T second time for both systems.
For uncoded BSC,
-E A2T Eb
No 2No No
average SNR over T seconds.
For convolutional coded BSC,
= Es + Es = A2T/4 + A2T/4 = A2T Eb 2Es
No No 2No No No
So ZBsc = 3.3dB =, ZBsc = 6.6dB
T T bit time
-_ bit time 2 T/2 bits
As a result, we see a coding gain of 9.6 - 6.6 _ 3 dB over the uncoded BSC channel for the
same data rate and same average transmitted energy for hard decision decoding.
SO,q" DECISION VITERBI AND BSC
All the above was for a Hard Decision BSC. If we use 3 bit Soft Decision, we will see
an additional - 2 dB coding gain relative to uncoded BSC.
Thus, the required ZBSC
T/2 bit time
SNR is -3.3 dB - 2 dB --- 1.3 dB!
E$
which is the required _0
in graphical form.
for soft decision Viterbi decoding. Figure 3 illustrates the results
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lo THE NEXT 3 PAGES ARE A TUTORIAL ON WHAT MANCHESTER CODING
FOR RF TRANSMISSION COSTS US IN AN EQUIVALENT dB LOSS OVER
USING NRZ BITS FOR RF TRANSMISSION.
IF RF CHANNEL TRANSMISSIONS ARE 6 dB SNR OR MORE, WE LOSE
ABOUT .6 dB IF WE USE MANCHESTER CODED NRZ BITS FOR RF
TRANSMISSION.
IOO
• We see from Figure 4 that Manchester Coding for RF channel costs about .6 dB.
Prob of error of Manchester Pulse (BPSK Modulated) =
e_c - e_fcV_ 2
Prob of error of NRZ bit
After MP to BRZ decoding
= 1 - [(Prob of 1st MP correct)'(Prob of 2nd MP correct)]
-1- [(1XebeC)(
--1- [ 1 (11- 2-_ erfc Z_-_Me + -_
P(e) = 1- 1 + 2 P(e) - p2(e) = 2P(e)
NRZ MP IdP MP
BIT
Thus
P(e) - 2P(e)
NRZ MP
BIT
IF NRZ CODED INTO
MANCHESTER PULSES
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ATTACHMENT 6
Probability of False Polynomial Division Synchronization Using
Shortened Cyclic Codes,
Included in 16 May 1991 Monthly Report
i04
AN INVESTIGATION OF ERROR CORRECTING
TECHNIQUES FOR OMV AND AXAF
NASA GRANT: NAG8--104
QUARTERLY REPORT
MAY 16, 1991
SUBMITrED TO:
Mrs. Lee Ann Thomas
EB33
NASA/MSFC
MSFC, AL 35812
205 + 544-3662
SUBMYYrED BY:
Frank Ingels, Ph.D.
Principal Investigator
Mississippi State University
Mississippi State, MS 39762
601+ 325-3912
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OUARTERLY WORK STATEMENT
During the period February 1991 to May 1991, a report concerning the probability of false
synchronization due to shortened cyclic code division was forwarded to Mrs. Thomas. A copy of a
condensed version of this report is attached. A telecom was participated in on 16 May 1991.
A meeting with Dr. Gary Maki was attended at NASA/MSFC with Mrs. H. Thomas. This meeting
discussed the Reed-Solomon chip set.
A report concerning the results of testing the Reed-Solomon chips is attached. The chips were
tested for random and burst error patterns and all decodings were accurate.
The grater has been extended to June 1992, due to a slow down in the AFE project.
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PROBABILITY OF FALSE POLYNOMIAL DIVISION SYNCHRONIZATION
USING SHORTENED CYCLIC CODES
Anna Lynn Schauer
Mississippi State University*
(Now at Sandia National Laboratories,
Albuquerque, NM)
Frank M. Ingels
Mississippi State University.
ABSTRACT
Shortened cyclic codes are not cyclic, but many cyclic shifts of various code words are still part of the
shortened code set. This paper addresses the probability of false synchronization obtained through polyno-
mial division of a serial shortened cyclic code stream in a "sliding" window correlator.
Key words: shortened cyclic codes, "sliding" window correlators, serial bit stream synchronization.
INTRODUCTION
Three basic operational modes have been considered for spacecraft uplink command communications.
All of these modes have forty-eight bit command words.
The forty-eight bit command words include an eight bit spacecraft address, two fixed bits, thirty--one
data bits and a seven bit parity check. Thus, each forty--eight bit command word would be comprised of forty-
one bits plus a seven bit parity check. The seven bit parity check is formed by a polynomial division technique
commonly referred to as Cyclic Rundancy Check, CRC, using the polynomial g(x) = x7 + x6 + x 2 + _ derived
from the CCSDS 201.0-B-1 Standard, paragraph 3.3.1.
This polynomial is a non-primitive generator polynomial for the 63,56 single error correcting (SEC),
double error detecting (DED) Hamming code. It in turn is constructed from the generator polynomial for
the 63,57 single error correcting code which is p(x) = x6 + x + 1 by multiplication by 1 + x to produce the
63,56 cyclic code generator polynomial g(x).
The command word is a shortened version of the 63,56 SEC, DED code. The shortening is accomplished
in a virtual sense by assuming the first 15 bits of each word are zeroes. Thus, the forty--eight bit command
words are actually a 48,41 SEC, DED code obtained by shortening the 63,56 SEC, DED cyclic code. (If no
error correction is attempted, the code, which has minimum distance of four, can be used to detect up to three
errors.) Importantly, it must be realized that shortened cyclic codes are not themselves cyclic [1].
The command word acceptance technique would include an exact match for the eight bit spacecraft ad-
dress code, an exact match of the two fixed bits, a command length of exactly 48 bits and an exact match of
the error checking polynomial parity bits as rederived on the spacecraft by division of the first 41 bits by the
generator polynomial g(x). It is the probability, of false acceptance of the division process that this paper ad-
dresses.
Normally the cyclic shift of a code word will result in another valid code word. (A cyclic shift is easily
envisioned by placing a code word in a shift register with the output line fed back to the input of the register.
A shift of the register, thus, will cycle the output bit of the register to the input of the register. The MSB then
becomes the LSB for each cyclic shift thereof.) However, for shortened versions of a cyclic code, this property
does not hold for all code words in the shortened code set.
If a synchronization scheme incorporates the concept of division of a serial bit pattern in an X bit window
by a generator polynomial and essentially interpreting a remainder of zero as a valid code word, then this
amounts to a 'sliding window' correlator, i.e., as the serial bit stream 'slides' by the X bit window, the contents
of the window are divided by g(x) on a bit-by-bit basis. False synchronization (false acceptance) occurs when
the remainder term from the division is zero and segments of two adjacent words, x and y, are within the corre-
lator window.
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There are two mechanisms by which false synchronization may occur. First, a sync will occur if an appar-
ent ith (or (n-i)th) cyclic shift ofwordx (ory) occurs, as a serial pattern is shifted through the window. Second,
that portion of the bit stream within the correlator window may accidently "coincide" with a different valid
code word other than a cyclic shifted version of the word under inspection. The probabilities of each of these
occurrences have been derived separately [2]. In order to distinguish the two mechanisms by which false syn-
chronization may occur, the subscripts "CS" (cyclic shift) and "CC" (coincidental correlation) are used. The
avo mechanisms represent mutually exclusive events, therefore the probability of false sync acquisition is the
sum of two individual probabilities,
P(FSA) = P(FSA)cs + P(FSA)cc. (1)
FALSE SYNCHRONIZATION DUE TO CYCLIC SHIFTS OF X AND Y (FULL--LENGTH CODES,
l = 0), P(FSA)cs (l = SHORTENING PARAMETER)
,After a valid word is located in the correlator window, a cyclic shift ofxwill occur on the first serial shift
of the bit stream through the correlator window if the bit "shifted in" matches the bit "shifted out." Since
bit values "1" and "0" are equally likely, the probabifity that a cyclic shift of x results on the first shift or the
correlator window is
P(False sync on shift no. 1)Cs = 0.5.
False synchronization due to a cyclic shift ofx occurs on the second shift if each of the two bits "shifted
in" match each of the two bits "shifted out." Again, since code word bit values of "1" and "0" are equally
likely, the probability that a cyclic shift of x occurs on the second shift of the correlator window is
P(False sync on shift no. 2)CS = (1/2) 2 = 0.25.
Once the correlator window contains more bits from wordy than it does from word x, false synchroniza-
tions due to cyclic shifts are due to cyclic shifts of y. Thus, when full length codes are being considered, it
n-1
is sufficient to calculate the first --_ probabilities and use the property of symmetry to determine the re-
maining values.
[n general, the probability of false synchronization due to cyclic shifts ofx followed byy (full-length codes)
is expressed as
n-1 n-1
For the first _ shifts: P(False sync on shift 0CS = (1/2) i , i = 1 to --_ •
n-1 n-1
For the last _ shifts: P(False sync on shift 0cs = (1/2) n-i , i = _ + 1 to n-1. (2)
Once the individual shift probabilities P(False sync on shift i)cs have been determined, the average prob-
ability, of false sync, P(FSA)cs, is calculated by
n-g-1
_" P(False sync on shift Ocs
P(FSA)cs = i=l (3)
rt-g
which yields an arithmetic average over all shifts.
Using Equation 3 and the symmetry of the probability P(False syne on shift i)cs from Equation 2, the
probability of false syne acquisition for full-length codes is [2, pages 18--21]:
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2xr  l,2,]
Li = 1
P(FSA)cs = (4)
rt
FALSE SYNCHRONIZATION DUE TO CYCLIC SHIFTS OF X AND Y,
(CODES SHORTENED BY l = 1), P(FSA)cs
Once a fuU-length code is shortened, the cyclic relationship between all code words is lost. (There may
still be many cyclic shift code words present but not all cyclic shifts will be present.) Recall that the full-length
code word from which the shortened word (1 = 1) is derived has a zero in the MSB position [1]:
X l ... Xn_ 3xn_ 2 [0].
The bracketed zero, [0], indicates the bit that is removed in order to shorten the code.
The full-length code words from which shortened words are derived will be used in the following discus-
sion to demonstrate the conditions under which a cyclic shift of a valid (shortened) code word yields another
vatid code word.
Consider a fuU-length code word of the form xo xl • • • Xn-3 Xn-2 0. The first cyclic shift of this word
has the form 0 xo Xl • • • xn-3 xn-2 • The original word, x0 xl • • • Xn-3 xn-2 0, may be shortened to form
a word in a shortened code set. The new word of the fuU-length code formed by the first cyclic shift, 0 xo
xt. • • xn-3 Xn-2, may also be shortened if the last bit, Xn-2, is a zero.
On the next cyclic shift, the word xn-2 0 xo xl • • • Xn-3 is formed, and may be shortened if the last bit,
xn-3, is a zero. At each shift of a valid full-length code word, a valid code word in shortened set, 1 = 1, can
be created if the last bit of the full-length word is a zero. Because the form of the original full-length code
word is specified with a zero in the last bit position, cycLic shifts of the word must track the location of this
zero as well. Thus, two bit positions may be monitored at each cyclic shift:
1) the last bit, and
2) the location of the zero (or zeroes, for I > 1).
As a bit stream comprised of shortened code words passes through a correlator window, successive "cy-
ctic shifts" of a word x are defined as follows:
Original word in the correlator window:
First shift."
Second shift:
x0 Xl X2 •.. Xn-3 Xn-2
bm x0 x1 • • • Xn-4 Xn-3
bn bm x0 • • • Xn-5 Xn-4
where bn and bm represent bits from the next word in the bit stream. At each shift i, a cyclic shift is said
to occur and synchronization is flagged when
Rule 1) the n-/bits in the correlator window form the first n-I bits of the ith shift of the full-length
word from which the original shortened code word is derived, and
Rule 2) the last l bits in the correlator window on shift i-I are zeroes.
These two stipulations relate to the two bit positions which may be monitored in cyclic shifts of full-length
code words of the form xo Xl x2 • • • xn-t 0,_t... 0n-I •
With these guidelines in place, it is now possible to determine P(False syne on shift no. 1) when I = 1.
On the first shift, the bit pattern in the correlator window is bm x0 Xl. • • xta--4 xn-3 • Synchronization will
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occur if the bit bm is a zero (since the first cyclic shift of the fuU-length word from which the original shortened
code word is derived is 0 xo xt... xn-3 Xn-2) and bit Xn-2 is a zero (since a full-length word must have a zero
in the last location in order to be a valid shortened word when 1= 1). Stated differently, synchronization will
occur on the first shift if a zero is shifted in and a zero is shifted out. Thus, the corresponding probability
of this event is
P(False sync on shift no. 1)cs = P(Zero is shifted out)op(Zero is shifted in)
= (1/2) (1/2)
= 0.25.
Note that the events "zero is shifted out" and "zero is shifted in" are independent.
On the second shift through the correlator window, there are four combinations of "l"s and "0"s of bits
to be shifted in: 00, 01, 10, and 11. By the definition of a cyclic shift, the bits which are "shifted in" are also
"shifted out." However, since the word on which cyclic shifts are being performed is a full-length word of
the form xo xl x2. • • Xn-3 Xn-2 [0], the bits which are shifted out are the last two bits, Xn-2 and 0. Of these
combinations, 01 and 11 cannot yield synchronization due to cyclic shift since a "1" is in the [0] location.
This preceding discussion provides an intuitive interpretation for Rule 1 (above).
In order to evaluate the remaining combinations 00 and 10, Rule 2 must be considered. This is best illus-
trated by example. If 00 is shifted in on shift i = 2, the bit pattern in the window on each of the first two shifts
is
XO Xl X2 • • • Xn-4 Xn-3 Xn-2
bm=O x 0 x I x2 • • • Xn-4 Xn-3
bn=O bm=O x 0 Xl x2 • • • xn--4
Original (shortened) word in correlator window
First shift
Second shift.
Recall that the full-length word from which this shortened word is derived has the form xo Xl x2 ... xn--4
xn-3 xn-2 Xn-1. If bn = 0 b m = 0 is cyclic shifted in, then Xn_ 2 "- 0 Xn_ 1 = 0 must be shifted out. Therefore, for
false synchronization to occur, the following three events must occur. First, bm must be a zero (in accordance
with Rule 1). Second, since bn = 0, xn-2 must also be a zero. Third, if a valid shortened word is to occur on
shift i = 2, then the bit shifted out on i = 1 must be a zero (in accordance with Rule 2). Thus, xn-3 must be
a zero.
Now consider the combination 10. First, by Rule 1, if bn = 1 bm = 0 is cyclic shifted in, then bit xn-2 must
be a one. Second, since bn = 1, xn-2 must also be a one. Third, by Rule 2, Xn-3 must be a zero.
The probability of false syne on the second shift is calculated as follows. First, only those combinations
of bits shifted in which do not violate Rule 1 must be considered. For each combination that can yield false
sync acquisition, the following independent probabilities must be considered:
1) The probability of shifting in bit pattern bnbm must be evaluated.
2) Since cyclic shifts are being considered, the bit bm corresponds to the 0 that is removed when the
full-length code is shortened, and bit bm corresponds to the bit xn-2 which is shifted from the corre-
lator window on shift i = 1. By definition of cyclic shifts, Xn-2 = bn. The probability of this event
must be considered.
3) Even though bit pattern bnbm may be shifted in on the first two shifts, and bit xn-2 = bn may be
shifted out on shift i = 1, there is still only a 50/50 chance that bit xn-3 is a 0, in accordance with Rule
2.
Thus, the probability of false sync acquisition on shift i = 2 becomes
P(False sync on shift no. 2)cs = P(00 shifted in) • P(xn-2 = 0) • P(xn-3 = 0)
ii0
+ P(10 shifted in) • P(xn-2 = 1) " P(xn_ 3 = 0)
= (1/2)(1/2) • (t/2) • (1/2) + (I/2)(1/2) • (1/2) • (1/2)
= 0.125.
Probability. derivation for the third shift proceeds in a similar manner. There are 23 possible bit combina-
tions shifted in and out. Of these, the combinations 001,011, 101, and 111 cannot result in false synchroniza-
tion due to cyclic shifts of the original word x since a "1" is found in the deleted zero location of the full-length
word from which the shortened word is derived. Each of the remaining combinations 000, 010, 100, and 110
must be evaluated, and the same three independent probabilities must be considered on shift i = 3 as were
considered on shift i = 2.
The probability of false sync on the third shift is
P(False sync on shift no. 2)cs
= P(000 shifted in) • P(xn-2 = 0 x.-3 = 0) • P(x...4 = 0)
+ P(010 shifted in) • P(xn_ 2 = 0 xn_ 3 = 1) • P(x.-4 = 0)
+ P(100 shifted in) • P(xn_2 = 1 xn_3--0) ° P(xn_4--0)
+ P(ll0 shifted in) ,, P(xn-2 = 1 xn_ 3 = 1) ° P(xn-4 =0)
= 4 [(1/2) (1/2) (1/2) • (1/2) (1/2) • (1/2)]
= 0.0625.
If the bits within the correlator window are comprised evenly of portions from x and y, cyclic shifts of
either word are equally possible. This special case, where cyclic shifts of both x and y may occur, is referred
to as the center probability, CP. The probabilities P(False sync on shift i)cs are symmetric about the center
probability.
In general, the probabilities of false sync due to cyclic shifts of code words shortened by I = i are as follows
[2, pages 21-26 contain the full derivation]:
P(False sync on shift i)cs -- 2i-I (0.5) i + (i-1) + 1
= 2-(i+ 1), i = l to int
 or i,numberi.t( )
P(False sync on shift/)cs
+ 1
For the last shifts:
(Center Probability):
= 2i.(0.5) i+(i-1)+ I
+ 1;
iii
P(False sync on shift 0CS = 2n-i-2 (0.5) n-i-l+(n-i-2)+ 1
= 2-n+i,i =int (-_)+2ton-2.*
From Equation 5 (above) and Equation 3,
the probability of false sync acquisition may be written as
(5)
P(FSA)cs = = (6)
n-1 n-1 '
for the l = 1 shortened cyclic code using the symmetry property where o = integer value of (n-2)/2.
FALSE SYNCHRONIZATION DUE TO CYCLIC SHIFTS OF XAND Y,
(GENERAL CASE: CODES SHORTENED BY/), (P(FSA)cs
Following the preceding discussion for codes shortened by l = 1, a general probability expression for
codes shortened by l has been derived for each shift of the correlator window:
For the first I shifts:
P(False sync on shift 0Cs = (0.25) i, i = 1 to l;
For the next int ( n - l - 1 )
_t
- t shifts:
\ I
P(Falsesync°nshiftl)cS = 2-(i+t)'i=l+lt° int (n-l-l) "2
IF 2 _ = 0.5 , THEN (Center Probability):
= 2-(i+/-1), i= int (n-l-l) + 1P(False sync on shift 0cs (7)2
k /
The property of symmetry is used to derive the remaining values for shift numbers greater than [(n-l-I)/2] + 1.
As in the previous case for 1= 1, Equation 3 can be used to determine the average value for P(FSA)cs.
A computer algorithm was written for ease in performing the calculations for P(FSA)cs.
FALSE SYNC ACQUISITION DUE TO COINCIDENTAL CORRELATION, P(FSA)cc
Coincidental correlation occurs when a valid code word is formed from segments of two adjacent words
on shift i, but this windowed code word is not the t_h eyelie shift of word x, or the (n--/-i) th shift of word y.
In order to derive an expression for P(FSA)cc, a shift-by-shift analysis of word x as it passes through the
correlator window was performed.
*The operator int extracts the integer portion of the argument, i.e.,/nt(4.7) = 4.
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Analogousto cyclicshifts,theaveragecoincidentalcorrelationfalsesynchronization.P(FSA)cc,is:
n-l-1
P(False sync on shift Occ
P(FSA)cc = i=1 n - 1 (8)
Performing a shift-by-shift analysis of a non-shortened word x as it passes through the correlator window
reveals that individual shift probabilities are calculated from
P(False sync on shift 0CO =
P(Valid code word) ° P(At least drain differences or "errors" occur on shift i). (9)
The probability term P(Valid code word) was derived for full-length and shortened codes. The probabili-
ty term P(At least dm/n "errors" occur on shift f) derivation is somewhat involved and refers to the possibility
that a new different valid code word is accidently formed after i shifts. A conservative approximation for
P(At least drain "errors" occur on shift i) is presented for shortened code,s, and an exact expression is given
for full-length codes. The results of both terms are applied to the final expressions for P(False sync on shift
i)cc, and a computer algorithm for computing upper and lower bounds for P(FSA)cc was written.
Because the derivation of P(FSA)cc is somewhat involved, an outline of the procedure is given in Figure
1.
Step 1:
Step 2:
Step 3:
Step 4:
Derivation of P(FSA), A Bottom-up Approach
Derivation of P(Valid code word)
Derivation of P(At least d min "errors" occur on shift i)
a) Compute N_i; dmin, n, k)
b) Compute probabilities associated with each bit pattern containing
d rain or more "errors"
0 For l = O, an exact expression for P(At least d errors
occur on shift i) may be derived min
it) For l > 0, upper and lower bounds for P(At least d
errors occur on shift i) may be derived rain
Derivation of P(False sync on shift i)c,C,..
Computation of P(FSA)cc
Figure 1. Outline of P(FSA)cc Derivation
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On the first shift of a full-length code word x through the correlator window, the bit pattern in the window
will appear as a cyclic shift of x, or a shifted version ofx in "error" by one bit in the first location*:
(First shift)
Xn-I ;tO Xl X2 "" Xn-3 Xn-2 e X0 Xl X2 "- Xn-3 Xn-2 •
(No "errors") ("Error" in first bil location) "
If a cyclic shift has not occurred, then assuming for the moment that the minimum distance of the code is
drain = 3, division of the word _ xo xt x2 ... Xn-3 Xn-2 by the generator polynomial g(X) will result in a non-zero
remainder, and false synchronization due to coincidental correlation cannot occur.
On the second shift of the bit stream through the correlator window, the bits within the window will ap-
pear to be one of the following four cases:
Xn-2 Xn-I X0 Xl X2 ... Xn-3
(No "errors")
,Xn_ 2 E X0 X 1 X 2 ,., Xn_ 3
("Error" in second bit location)
(Second shift)
Xn-I X0 Xl X2 ... Xn-3
("Error" in first bit Iocatiom
eeXOXl X2,.,Xn-3,
("Errors" ia first bit locations)
The first of the four cases represents the probability of false synchronization due to a cyclic shift of the word
x. equal to 0.25. This coincides exactly with the probability, of false sync on shift i = 2 found in the previous
section. However, since drain = 3, there are not enough accumulated "errors" (possible differences) to cause
false synchronization due to coincidental correlation.
It is on the third shift of the bit stream through the correlator window that at least one case accumulates
at least drain "errors:"
Xn-3 Xn-2 Xn-I XO Xl X2 ... Xn-4
Xn_ 3 Xn_ 2 E X0 X I X2 ... Xn_ 4
E Xn_ 2 Xn_ 1 X0 Xl X2 ... Xn-4
EXn_ 2 EX Ox 1x 2...xn_4
CErrors" in 1st and 3rd bit locations)
(Third shift)
Xn_ 3 E Xn_ 1 X 0 X 1 X 2 ... Xn_4
Xn_ 3 6 EX 0x IX 2... Xn. 4
E E Xn_ 1 X0 X 1 X 2 ... Xn_.4
E E E X0 Xl X2 ... Xn-4.
("Errors" in first three bit locations)
Again note that the first of the eight cases listed above will generate false synchronization due to a cyclic shift
of the wordx, corresponding to the 0.125 P(False sync on shift no. 1) found from Equation 2 in the previous
section. The last case, where the word in the correlator window appears to be the third cyclic shift of word
x corrupted by "errors" in the first bit locations, may result in false synchronization. The probability that
at least drain "errors" occur on shift i must be "weighted" by the probability that a random set of n-/bits forms
a valid code word, where t = 0 for full-length codes. For full-length codes, all patterns have equal probability,
whereas for shortened codes the pattern probabilities differ.
DERMNG P(VALID CODE WORD)
In any full-length (n, k) code, the total number of possible combinations of n bits is 2 n, and the number
of valid code words in the set is equal to 2 k. Therefore. the probability that any random set ofn bits is a valid
code word is
The word "error" as used here is unrelated to the channel bit error rate.
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2k 1
P(Valid code word) = -- = 2 (k-m =
2_ 2(n-k)
In a shortened (n-l, k-f) code, the same equation is derived:
2k-t 1
P(Valid code word) = -- = 2(k-') =
2_-_ 2(,,-k)
This expression may be substituted directly into Equation 9.
(lOa)
(lOb)
DERIVING P(AT LEAST drain "ERRORS" OCCUR ON SHIFT i)
At each of the first int { n - l - 1 _ shifts of word x through the correlator window, the pattern of bits
\ 2 ]
in the correlator window at shift i will appear to be one of the following:
• the ith cyclic shift of word x, or
• the ith cyclic shift of word x corrupted by "errors" in one or more of the first i bit positions.
When at least drain or more "errors" have accumulated in the ith cyclic shift of word x, it is possible for the
bit pattern to match a valid code word in the code set. For all shifts i such that drain _ i < n - drain - l, there
will be at least one possible pattern containing at least drain "errors." Associated with each pattern containing
at least drnin "errors" is a probability of occurrence; by summing the probabilities for each possible pattern
containing at least drain "errors" at each shift i, a value for P(At least drain "errors" occur on shift 0 can be
derived. Thus, the probability P(At least drain "errors" occur on shift i) is obtained in a two-step process:
1) The number, N_ (i; drain, n, k), of possible patterns with at least drain "errors" must be
computed for each shift i; and
2) For each shift i, the probabilities associated with all possible bit patterns with at least
drain "errors" must be summed together to obtain P(At least drain "errors" occur on shift f).
We note that as i increases, virtually all the patterns have drain or more "errors."
In general, the number of possible bit patterns with at least drain "errors" in shift number i can be ex-
pressed as follows:
No. of ways in which drain or more "errors" can occur on shift i = N_ (i; drain, n, k)
= O, i < dmin
IF
i//l ( )= Z , dmin < i < int n-1-1
.,--a..,. 2
,)= 0.5, THEN
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Z
m =dmi a
+ 1
Z n-m
drain
m_i
< i < n-dmin-I
= 0 , i > n - drain - l (11)
Thus, the upper bound for the probability at least dr*in "errors" occur on shift i is 1.0. A lower bound
for shortened codes has been derived by assuming that each of N_ (i; dr,in, n, k) patterns have a minimum
probability of occurrence. Thus, the general lower bound expression is (1 = shortening parameter):
P(At least dr,in "errors" occur on shift i)LB = N_ (i; dmin, n, k) (0.25) t i = 1 to 1
= N_ (i; dmin, n, k) (.25) l (0.5) i-/ [ = l + 1 to CP
(12)
Again. symmetry may be used to determine the values for the remaining shifts.
For full-length codes, it is possible to calculate exactly the probability of at least dr,in "errors" occur on
shift i. These probabilities for full-length codes are:
P(At least drain "errors" occur on shift 0 =
03)
N_ (i; drain, n, k) (0.5) -i i= 1 to n - 1
2
n
N_ (i; drain, n, k) (0.5) n-i i=_" tO n
COMPUTING P(FALSE SYNC ON SHIFT i)cc
Expressions for P(Valid code word) and P(At least drain errors occur on shift 0 have been derived in the
previous section. In summary, the probability of coincidental correlation on shift i is computed as the product
of two probabilities, P(False Acceptance) and P(At least dr,in errors occur on shift 0, and is equal to (l --
shortening parameter):
P(False sync on shift 0CC(/= 0)
= P(At least drain "errors" occur on shift 0 ° P(False Acceptance)
1 1
= Ne(i; drain, n, k) ° 2--7 • 2(,,_k)-
1
= N¢(i; drain, n, k) • 2(n_k+ 0- ; (14a)
For I > 0:
P(False sync on shift 0cc, uB
= P(At least drain "errors" occur on shift i) ° P(False Acceptance)
1
= 1.0 ._
2n-k
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P(False sync on shift 0CC,LB
= P(False Acceptance) • P(At least drain "errors" occur on shift i)
(0.25) / * N_(i; drain, n, k), i < 1
• (0.25y • N_(i; dram, n, k), i > l. (14b)
and P(FSA)c C is the average value of P(False sync on shift i)cc:
n-l-1
P(False sync on shift Occ
i= 1
--------P(FSA)cc= n - 1 _ (15)
A computer algorithm was developed for computing exact values for this expression when ! -- 0, and upper
and lower bounds when l > 0. Comparisons of exact values and the upper and lower bound approximations
are given in Table 1 for two codes. The (14,10) code has been shortened from the (15,11) code, and the (30,25)
code has been shortened from the (31,26) code. A simulated serial bit stream was used to calculate actual
probabilities of false synchronization on shift i for various codes. Assuming all valid code words axe equally
possible, shortened code words selected at random were simulated. The results in Table 2 were compiled using
twenty sets of 1000 serially transmitted code words and averaging the results.
CONCLUSIONS
For full-length codes, where the probability of false sync acquisition may be calculated exactly, the theo-
retical and simulated results are virtually identical. The predicted value tends to be conservative, and this
result may be predicted by examining the expression for P(FSA)cc. The probability of P(FSA)c c is developed
using the probability of false syne acquisition on any shift i. The P(False sync on shift i) is found to be the
product of two probabilities, P(Valid code word) and P(At least drain "errors" occur on shift t3. The probability
P(Valid code word) is an approximation to the more conservative (smaller) probability, P(Valid code word
given the position of the accumulated "errors"). For example, no code word from the (%4) code differs from
any other word in the code set in three (and only three) consecutive locations. Thus, the third shift through
the correlator window of a code word x from the (7,4) code set will not yield a coincidental match. Therefore,
false synchronizations from this code set axe a function of cyclic shifts only. The predicted value for P(FSA),
however, will account for some coincidental correlation. The percent error in each is small: less than 4%
of the predicted value in each of the three cases (1.17% for the (15,11) code; 1.35% for the (31,26) code; and
3.5% for the (63,57) code).
For shortened codes, where the actual probability of false syne acquisition lies between theoretical upper
and lower bounds, the results again compare well; the simulated results lie between the theoretical bound for
all but the (12,8) and (58,52) codes. For these codes, the error can be explained by examining the shift-by-shift
probabilities of false sync acquisition, where the bulk of the error can be traced to the second and second-
from-last shift probabilities. Whereas the predicted probability of false sync acquisition on these shifts is
approximately 0.0625, the simulated value is approximately twice that, or 0.125. Simulations of (13,9) and
(59,53) codes (where the code has been shortened by a lesser amount), and (11,7) and (57,51) codes (where
the code has been shortened by a greater amount) yield simulated values which again lie between the predicted
bounds. By examining the generator polynomial and the shortened code words, this discrepancy earl be ex-
plained.
117
Table I. Comparison of Exact and Upper and Lower Bound Values
for P(False svnc on shift DCC
Shift
No.
1
2
3
4
5
6
7
8
9
10
i1
12
13
14
I5
16
17
18
19
20
21
22
23
24
25
26
27
28
29
(14,10) Code
Exact Upper Lower
Value Bound Bound
0.0 0.0 0.0
0.0 0.0 0.0
0.011719 0.0625 0.003906
0.025391 0.0625 0.089765
0.037109 0.0625 0.015625
0.045898 0.0625 0.020509
0.052002 0.0625 0.024170
0.045898 0.0625 0.020509
0.037109 0.0625 0.015625
0.025391 0.0625 0.009765
0.011719 0.0625 0.003906
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
00 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
(30,25) Code
Exact Upper Lower
Value Bound Bound
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.0 0.0 0.0
0.005859 0.031250 0.001953
0.012695 0.031250 0.004883
0.018555 0.031250 0.007813
0.022949 0.031250 0.010254
0.026001 0.031250 0.012085
0.028015 0.031250 0.013367
0.029297 0.031250 0.014221
0.030090 0.031250 0.014771
0.030571 0.031250 0.015114
0.030857 0.031250 0.015324
0.031025 0.031250 0.015450
0.031122 0.031250 0.015524
0.031178 0.0312.50 0.0 15567
0.031122 0.031250 0.015524
0.031025 0.031250 0.015450
0.030857 0.03_0 0.015324
0.030571 0.031250 0.015114
0.030090 0.031250 0.014771
0.029297 0.031250 0.014221
0.028015 0.031250 0.013367
0.026001 0.031.250 0.012085
0.022949 0.031250 0.011F254
0,018555 0.031250 0.007813
0.012695 0.031250 0.004883
0.005859 0.031250 0.001953
0.0 0.0 0.0
0.0 0.0 0.0
Table 2. Average Probability of False Sync Acquisition Over All Possible Shifts
Full-Length Codes Simulated Value Predicted Value
(15,11) Code 0.15 0233 0.152018
(31,26) Code 0.083545 0.084684
(63,57) Code 0.043075 0.046384
Shortened Codes Upper Bound Simulated Value Lower Bound
(10,6) Code 0.097751 0.001046 0.067039
(12,8) Code 0.093422 0.096597 0._
(21,16) Code 0.055536 0.054200 0.031959
(26,21) Code 0.050927 0.048117 0.026302
(28,23) Code 0,050219 0.048978 0.026925
(53,47) Code 0.026729 0.026109 0.012627
(58,52) Code 0.025806 0.029025 0.011918
(60,54) Code 0.025777 0.024082 0.013049
OMV' (48,41) Code 0.020562 0.020252 0.013897
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Each of these two code sets has a generator polynomial of the form g(X) = 1 + X + X(n-k). When the
code sets are shortened by n-k + 1, the percentage of (shortened) code words which form a shifted version
of the generator polynomial is approximately doubled. This may be shown empirically by successively short-
ening the full-length code sets and monitoring the location of cyclic shifts of the generator polynomial.
It should be noted that these results do not include any bit errors which might be incurred during trans-
mission.
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